Usart Synchronous Mode; Figure 316. Break Detection In Lin Mode Vs. Framing Error Detection - ST STM32WL5 Series Reference Manual

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Hide thumbs Also See for STM32WL5 Series:
Table of Contents

Advertisement

Universal synchronous/asynchronous receiver transmitter (USART/UART)
Case 1: break occurring after an Idle
RX line
RXNE /FE
LBDF
Case 2: break occurring while data is being received
RX line
RXNE /FE
LBDF
35.5.14

USART synchronous mode

Master mode
The synchronous master mode is selected by programming the CLKEN bit in the
USART_CR2 register to '1'. In synchronous mode, the following bits must be kept cleared:
LINEN bit in the USART_CR2 register,
SCEN, HDSEL and IREN bits in the USART_CR3 register.
In this mode, the USART can be used to control bidirectional synchronous serial
communications in master mode. The SCLK pin is the output of the USART transmitter
clock. No clock pulses are sent to the SCLK pin during start bit and stop bit. Depending on
the state of the LBCL bit in the USART_CR2 register, clock pulses are, or are not, generated
during the last valid data bit (address mark). The CPOL bit in the USART_CR2 register is
used to select the clock polarity, and the CPHA bit in the USART_CR2 register is used to
select the phase of the external clock (see
During the Idle state, preamble and send break, the external SCLK clock is not activated.
In synchronous master mode, the USART transmitter operates exactly like in asynchronous
mode. However, since SCLK is synchronized with TX (according to CPOL and CPHA), the
data on TX is synchronous.
In synchronous master mode, the USART receiver operates in a different way compared to
asynchronous mode. If RE is set to 1, the data are sampled on SCLK (rising or falling edge,
depending on CPOL and CPHA), without any oversampling. A given setup and a hold time
must be respected (which depends on the baud rate: 1/16 bit time).
1156/1461

Figure 316. Break detection in LIN mode vs. Framing error detection

data 1
IDLE
data 1
data2
1 data time
BREAK
1 data time
BREAK
Figure
317,
RM0453 Rev 1
data 2 (0x55)
data 3 (header)
1 data time
data 2 (0x55)
data 3 (header)
1 data time
Figure 318
and
Figure
RM0453
MSv31157V1
319).

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL5 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF