Figure 292. Transfer Sequence Flowchart For I2C Master Transmitter For N≤255 Bytes - ST STM32WL5 Series Reference Manual

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Hide thumbs Also See for STM32WL5 Series:
Table of Contents

Advertisement

Inter-integrated circuit (I2C) interface
Figure 292. Transfer sequence flowchart for I2C master transmitter for N≤255 bytes
No
1084/1461
AUTOEND = 0 for RESTART; 1 for STOP
Configure slave address
I2C_ISR.NACKF =
1?
Yes
End
RM0453 Rev 1
Master
transmission
Master initialization
NBYTES = N
Set I2C_CR2.START
I2C_ISR.TXIS
=1?
Yes
Write I2C_TXDR
NBYTES
transmitted?
Yes
I2C_ISR.TC =
1?
No
End
RM0453
No
No
Yes
Set I2C_CR2.START with
slave addess NBYTES ...
MS19860V2

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL5 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF