Figure 357. Slave Full-Duplex Communication - ST STM32WL5 Series Reference Manual

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Hide thumbs Also See for STM32WL5 Series:
Table of Contents

Advertisement

RM0453
NSS
SCK
BSY
MISO
SPE
TXE
4
DTx1
FTLVL
00
MOSI
RXNE
DMA or software control at Rx events
FRLVL
DMA Tx TICF
Assumptions for slave full-duplex communication example:
Data size > 8 bit
If DMA is used:
Number of Tx frames transacted by DMA is set to 3
Number of Rx frames transacted by DMA is set to 3
See also
and notes.
Serial peripheral interface / integrated interchip sound (SPI/I2S)

Figure 357. Slave full-duplex communication

MSB
DTx1
1
3
Enable Tx/Rx DMA or interrupts
DTx2
DTx3
10
11
10
DRx1
00
5
: Communication diagrams on page 1283
2
MSB
DTx2
3
DMA or software control at Tx events
11
10
LSB
DRx2
LSB
DRx1
10
00
10
DMA Rx TICF
for details about common assumptions
RM0453 Rev 1
MSB
DTx3
00
DRx3
LSB
DRx2
DRx3
00
10
1
00
MSv32123V2
1285/1461
1323

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL5 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF