ST STM32WL5 Series Reference Manual page 592

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Hide thumbs Also See for STM32WL5 Series:
Table of Contents

Advertisement

Analog-to-digital converter (ADC)
Table 110. ADC register map and reset values (continued)
Offset
Register
0x30
0x34
Reserved
0x38
0x3C
ADC_DR
0x40
Reset value
...
Reserved
0xA0
ADC_AWD2CR
Reset value
0xA4
ADC_AWD3CR
Reset value
...
Reserved
ADC_CALFACT
0xB4
Reset value
...
Reserved
ADC_CCR
0x308
Reset value
Refer to
592/1461
0
0
Section 2.6 on page 70
Reserved
0
0
Reserved
0
0
0
0
0
0
0
0
Reserved
Reserved
0
0
0
0
0
for the register boundary addresses.
RM0453 Rev 1
DATA[15:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RM0453
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
CALFACT[6:0]
0
0
0
0
0

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL5 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents

Save PDF