RM0453
8.4.2
HSEM read lock register semaphore x (HSEM_RLRx)
Address offset: 0x080 + 0x004 * x (x = 0 to 15)
Reset value: 0x0000 0000
Accesses the same physical bits as HSEM_Rx. The HSEM_RLRx must be used to perform
a 1-step read lock. Only read accesses with authorized AHB bus master IDs are granted.
Read accesses with unauthorized AHB bus master IDs are discarded and return 0.
31
30
29
LOCK
Res.
Res.
Res.
r
15
14
13
Res.
Res.
Res.
Res.
Bit 31 LOCK: Lock indication
Bits 30:13 Reserved, must be kept at reset value.
Bit 12 Reserved, must be kept at reset value.
Bits 11:8 COREID[3:0]: Semaphore COREID
Bits 7:0 PROCID[7:0]: Semaphore processor ID
28
27
26
25
Res.
Res.
Res.
12
11
10
9
COREID[3:0]
r
r
r
This bit is read only by software at this address.
- When the semaphore is free:
A read with a valid AHB bus master ID lock the semaphore and return 1.
- When the semaphore is locked:
A read with a valid AHB bus master ID return 1 (the COREID and PROCID reflect the
already locked semaphore information).
This field is read only by software at this address.
On a read, when the semaphore is free, the hardware sets the COREID to the AHB bus
master ID reading the semaphore. The COREID of the AHB bus master locking the
semaphore, is read.
On a read when the semaphore is locked, this field returns the COREID of the AHB bus
master that has locked the semaphore.
This field is read only by software at this address.
- On a read when the semaphore is free:
A read with a valid AHB bus master ID locks the semaphore and hardware sets the PROCID
to 0.
- When the semaphore is locked:
A read with a valid AHB bus master ID returns the PROCID of the AHB bus master that has
locked the semaphore.
24
23
22
Res.
Res.
Res.
8
7
6
r
r
r
RM0453 Rev 1
Hardware semaphore (HSEM)
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
PROCID[7:0]
r
r
r
r
17
16
Res.
Res.
1
0
r
r
373/1461
378
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?
Questions and answers