Tamp Register Map; Table 221. Tamp Register Map And Reset Values - ST STM32WL5 Series Reference Manual

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Hide thumbs Also See for STM32WL5 Series:
Table of Contents

Advertisement

RM0453
33.6.11

TAMP register map

Offset
Register
TAMP_CR1
0x00
Reset value
TAMP_CR2
0x04
Reset value
TAMP_CR3
0x08
Reset value
TAMP_FLTCR
0x0C
Reset value
TAMP_IER
0x2C
Reset value
TAMP_SR
0x30
Reset value
TAMP_MISR
0x34
Reset value
TAMP_SCR
0x3C
Reset value
TAMP_
COUNTR
0x40
Reset value
0
0x100 +
TAMP_BKPxR
0x04*x,
(x=
0 to.19)
Reset value
0
Refer to

Table 221. TAMP register map and reset values

1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Section 2.6
for the register boundary addresses.
Tamper and backup registers (TAMP)
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
COUNT[31:0]
0
0
0
0
0
0
0
0
0
BKP[31:0]
0
0
0
0
0
0
0
0
0
RM0453 Rev 1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1057/1461
1057

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL5 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents

Save PDF