Motorola MPC533 Reference Manual page 42

Figure
Number
14-28 CCW Priority Situation 5........................................................................................ 14-59
14-29 CCW Priority Situation 6........................................................................................ 14-60
14-30 CCW Priority Situation 7........................................................................................ 14-60
14-31 CCW Priority Situation 8........................................................................................ 14-61
14-32 CCW Priority Situation 9........................................................................................ 14-61
14-33 CCW Priority Situation 10 ...................................................................................... 14-62
14-34 CCW Priority Situation 11 ...................................................................................... 14-62
14-35 CCW Freeze Situation 12 ....................................................................................... 14-63
14-36 CCW Freeze Situation 13 ....................................................................................... 14-63
14-37 CCW Freeze Situation 14 ....................................................................................... 14-63
14-38 CCW Freeze Situation 15 ....................................................................................... 14-64
14-39 CCW Freeze Situation 16 ....................................................................................... 14-64
14-40 CCW Freeze Situation 17 ....................................................................................... 14-64
14-41 CCW Freeze Situation 18 ....................................................................................... 14-64
14-42 CCW Freeze Situation 19 ....................................................................................... 14-65
14-43 External Trigger Mode (Positive Edge) Timing with Pause ................................... 14-65
14-44 Gated Mode, Single-Scan Timing........................................................................... 14-67
14-45 Gated Mode, Continuous Scan Timing ................................................................... 14-68
14-46 Equivalent Analog Input Circuitry.......................................................................... 14-70
14-47 Errors Resulting from Clipping............................................................................... 14-71
14-48 Star-Ground at the Point of Power Supply Origin .................................................. 14-73
14-49 Electrical Model of an A/D Input Signal ................................................................ 14-75
14-50 External Multiplexing of Analog Signal Sources ................................................... 14-76
14-51 Input Signal Subjected to Negative Stress .............................................................. 14-79
14-52 Input Signal Subjected to Positive Stress................................................................ 14-79
15-1 QSMCM Block Diagram .......................................................................................... 15-2
15-2 QSMCM Interrupt Levels ......................................................................................... 15-7
15-3 Interrupt Hardware Block Diagram .......................................................................... 15-8
15-4 QSMCM Configuration Register (QSMCMMCR)................................................... 15-9
15-5 QSM2 Dual SCI Interrupt Level Register (QDSCI_IL) ......................................... 15-10
15-6 QSPI_IL — QSPI Interrupt Level Register ............................................................ 15-10
15-7 PORTQS — Port QS Data Register ........................................................................ 15-12
15-8 PORTQS Pin Assignment Register (PQSPAR) ...................................................... 15-13
15-9 PORTQS Data Direction Register (DDRQS) ......................................................... 15-14
15-10 QSPI Block Diagram .............................................................................................. 15-16
15-11 QSPI Control Register 0 (SPCR0) .......................................................................... 15-18
15-12 SPCR1 — QSPI Control Register........................................................................... 15-20
15-13 SPCR2 — QSPI Control Register 2........................................................................ 15-21
15-14 SPCR3 — QSPI Control Register 3........................................................................ 15-21
15-15 QSPI Status Register (SPSR).................................................................................. 15-22
15-16 QSPI RAM .............................................................................................................. 15-24
xlii
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Figures
Title
MPC533 Reference Manual
Page
Number
MOTOROLA