Microcontroller Debug Unit (Dbgmcu); Dbgmcu Identity Code Register (Dbgmcu_Idcoder) - ST STM32WL5 Series Reference Manual

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Hide thumbs Also See for STM32WL5 Series:
Table of Contents

Advertisement

Debug support (DBG)
38.12

Microcontroller debug unit (DBGMCU)

DBGMCU is a component containing a number of registers that control the power and clock
behavior in debug mode. It allows the debugger (or the debug software) to perform the
following tasks:
Maintain the clock and power to the processor cores when in low-power modes (Sleep,
Stop or Standby).
Maintain the clock and power to the system debug and trace components when in
low-power modes.
Stop the clock to certain peripherals (such as watchdogs, timers, RTC) when either
processor core is stopped in debug mode.
DBGMCU registers are not reset by a system reset, only by a power on reset. They are
accessible to the debugger via the CPU1 AHB access port at base address 0xE0042000.
Note:
DBGMCU is not a standard CoreSight component, consequently it does not appear in the
CPU1 ROM table.
38.12.1

DBGMCU identity code register (DBGMCU_IDCODER)

Address offset: 0x000
Reset value: 0xXXXX 6497
31
30
29
28
r
r
r
15
14
13
12
Res.
Res.
Res.
Res.
Bits 31:16 REV_ID[15:0]: revision
For values, refer to the device errata sheet.
Bits 15:12 Reserved, must be kept at reset value.
Bits 11:0 DEV_ID[11:0]: device ID
0x497: STM32WL5x
1420/1461
27
26
25
r
r
r
r
11
10
9
r
r
r
24
23
22
REV_ID[15:0]
r
r
r
8
7
6
DEV_ID[11:0]
r
r
r
RM0453 Rev 1
21
20
19
18
r
r
r
r
5
4
3
2
r
r
r
r
RM0453
17
16
r
r
1
0
r
r

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL5 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF