Table of Contents
Advertisement
RM0453
Bits 3:2 TRNMODE[1:0]: transfer mode for AP write operations
For read operations, this field must be set to 0x0.
0x0: Normal operation
0x1: Pushed-verify operation
0x2: Pushed-compare operation
0x3: reserved
In pushed operation, only the data bytes indicated by the MASKLANE field are included in
the compare.
Bit 1 STICKYORUN: overrun (read only in SW-DP, R/W in JTAG-DP)
Indicates that an overrun occurred (new transaction received before previous transaction
completed). This bit is only set if the ORUNDETECT bit is set.
0: No overrun
1: An overrun occurred.
In SW-DP, STICKYORUN bit is read only, reset by writing 1 to the
DP_ABORTR.ORUNERRCLR bit.
In JTAG-DP, STICKYORUN bit is read, cleared by writing a 1 to it.
Bit 0 ORUNDETECT: overrun detection mode enable
0: Overrun detection disabled
1: Overrun detection enabled
In the event of an overrun, the STICKYORUN bit is set and subsequent transactions are
blocked until the STICKYORUN bit is cleared.
38.4.4
DP data link control register (DP_DLCR)
Address offset: 0x04
and DP_SELECTR.DPBANKSEL = 1
Reset value: 0x0000 0040
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
–
AP transactions are passed directly to the AP.
–
The DP stores the write data and performs a read transaction at the target AP
address.
–
The result of the read is compared with the stored data and if they do not match, the
STICKYCMP bit is set.
–
The DP stores the write data and performs a read transaction at the target AP
address.
–
The result of the read is compared with the stored data and if they match, the
STICKYCMP bit is set.
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
TURNROUND[1:0]
r
24
23
22
Res.
Res.
Res.
8
7
6
Res.
Res.
r
RM0453 Rev 1
Debug support (DBG)
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
Res.
Res.
Res.
Res.
17
16
Res.
Res.
1
0
Res.
Res.
1337/1461
1448
Advertisement
Table of Contents
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?
Questions and answers