RM0090
16.7.4
LTDC Total Width Configuration Register (LTDC_TWCR)
This register defines the accumulated number of Horizontal Synchronization, back porch,
Active and front porch pixels minus 1 (HSYNC Width + HBP + Active Width + HFP - 1) and
the accumulated number of Vertical Synchronization, back porch lines, Active and Front
lines minus 1 (VSYNC Height+ BVBP + Active Height + VFP - 1). Refer to
Section 16.4: LTDC programmable parameters
Address offset: 0x14
Reset value: 0x0000 0000
31
30
29
28
Reserved
16
14
13
12
Reserved
Bits 31:28 Reserved, must be kept at reset value
Bits 27:16 TOTALW[11:0]: Total Width (in units of pixel clock period)
Bits 15:11 Reserved, must be kept at reset value
Bits 10:0 TOTALH[10:0]: Total Height (in units of horizontal scan line)
16.7.5
LTDC Global Control Register (LTDC_GCR)
This register defines the global configuration of the LCD-TFT controller.
Address offset: 0x18
Reset value: 0x0000 2220
31
30
29
HSPOL
VSPOL DEPOL PCPOL
rw
rw
rw
15
14
13
DRW[2:0]
Reserve
d
r
r
27
26
25
rw
rw
rw
11
10
9
rw
rw
These bits defines the accumulated Total Width which includes the Horizontal
Synchronization, Horizontal back porch, Active Width and Horizontal front porch pixels
minus 1.
These bits defines the accumulated Height which includes the Vertical Synchronization,
Vertical back porch, the Active Height and Vertical front porch Height lines minus 1.
28
27
26
25
rw
12
11
10
9
DGW[2:0]
Reser
ved
r
r
r
DocID018909 Rev 11
for an example of configuration.
24
23
22
21
TOTALW[11:0]
rw
rw
rw
rw
8
7
6
5
TOTALH[10:0]
rw
rw
rw
rw
24
23
22
21
Reserved
8
7
6
5
DBW[2:0]
Reser
ved
r
r
r
LCD-TFT Controller (LTDC)
Figure 82
20
19
18
17
rw
rw
rw
rw
4
3
2
1
rw
rw
rw
rw
20
19
18
17
4
3
2
1
Reserved
r
and
16
rw
0
rw
16
DEN
rw
0
LTDCEN
rw
493/1731
511
Need help?
Do you have a question about the STM32F405 and is the answer not in the manual?