RM0090
13.4
Data alignment
The ALIGN bit in the ADC_CR2 register selects the alignment of the data stored after
conversion. Data can be right- or left-aligned as shown in
The converted data value from the injected group of channels is decreased by the user-
defined offset written in the ADC_JOFRx registers so the result can be a negative value.
The SEXT bit represents the extended sign value.
For channels in a regular group, no offset is subtracted so only twelve bits are significant.
Special case: when left-aligned, the data are aligned on a half-word basis except when the
resolution is set to 6-bit. in that case, the data are aligned on a byte basis as shown in
Figure
50.
Figure 48. Right alignment of 12-bit data
Figure 49. Left alignment of 12-bit data
Figure 50. Left alignment of 6-bit data
DocID018909 Rev 11
Analog-to-digital converter (ADC)
Figure 48
and
Figure
49.
399/1731
434
Need help?
Do you have a question about the STM32F405 and is the answer not in the manual?