STMicroelectronics STM32F405 Reference Manual page 431

RM0090
Bit 11:8 DELAY: Delay between 2 sampling phases
Bits 7:5 Reserved, must be kept at reset value.
Bits 4:0 MULTI[4:0]: Multi ADC mode selection
– All the ADCs independent:
– 00001 to 01001: Dual mode, ADC1 and ADC2 working together, ADC3 is independent
– 10001 to 11001: Triple mode: ADC1, 2 and 3 working together
Note: In multi mode, a change of channel configuration generates an abort that can cause a
Set and cleared by software. These bits are used in dual or triple interleaved modes.
0000: 5 * T
ADCCLK
0001: 6 * T
ADCCLK
0010: 7 * T
ADCCLK
...
1111: 20 * T
ADCCLK
These bits are written by software to select the operating mode.
00000: Independent mode
00001: Combined regular simultaneous + injected simultaneous mode
00010: Combined regular simultaneous + alternate trigger mode
00011: Reserved
00101: Injected simultaneous mode only
00110: Regular simultaneous mode only
00111: interleaved mode only
01001: Alternate trigger mode only
10001: Combined regular simultaneous + injected simultaneous mode
10010: Combined regular simultaneous + alternate trigger mode
10011: Reserved
10101: Injected simultaneous mode only
10110: Regular simultaneous mode only
10111: interleaved mode only
11001: Alternate trigger mode only
All other combinations are reserved and must not be programmed
loss of synchronization. It is recommended to disable the multi ADC mode before any
configuration change.
DocID018909 Rev 11
Analog-to-digital converter (ADC)
431/1731
434