Figure 149. Counter Timing Diagram, Internal Clock Divided By 2; Figure 150. Counter Timing Diagram, Internal Clock Divided By 4, Timx_Arr=0X36; Figure 151. Counter Timing Diagram, Internal Clock Divided By N - STMicroelectronics STM32F405 Reference Manual

General-purpose timers (TIM2 to TIM5)

Figure 150. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36

1. Center-aligned mode 2 or 3 is used with an UIF on overflow.
592/1731

Figure 149. Counter timing diagram, internal clock divided by 2

CK_INT
CNT_EN
TImer clock = CK_CNT
Counter register
Counter underflow
Update event (UEV)
Update interrupt flag (UIF)
CK_INT
CNT_EN
Timer clock = CK_CNT
Counter register
Counter overflow (cnt_ovf)
Update event (UEV)
Update interrupt flag (UIF)

Figure 151. Counter timing diagram, internal clock divided by N

CK_INT
Timer clock = CK_CNT
Counter register
Counter underflow
Update event (UEV)
Update interrupt flag (UIF)
DocID018909 Rev 11
0003 0002 0001 0000 0001 0002 0003
0034 0035
20 1F 01
RM0090
0036 0035
00