Dma2D Output Pfc Control Register (Dma2D_Opfccr) - STMicroelectronics STM32F405 Reference Manual

Chrom-Art Accelerator™ controller (DMA2D)
11.5.13 DMA2D background CLUT memory address register
(DMA2D_BGCMAR)
Address offset: 0x0030
Reset value: 0x0000 0000
31 30 29 28
rw rw rw rw
15 14 13 12
rw rw rw rw
Bits 31: 0 MA[31: 0]: Memory address
11.5.14

DMA2D output PFC control register (DMA2D_OPFCCR)

Address offset: 0x0034
Reset value: 0x0000 0000
31 30 29 28
15 14 13 12
Bits 31: 3 Reserved, must be kept at reset value
Bits 2: 0 CM[2: 0]: Color mode
366/1731
27 26 25 24
rw rw rw rw
11 10 9 8
rw rw rw rw
Address of the data used for the CLUT address dedicated to the background image.
This register can only be written when no transfer is on going. Once the CLUT transfer
has started, this register is read-only.
If the background CLUT format is 32-bit, the address must be 32-bit aligned.
27 26 25 24
11 10 9 8
Reserved
These bits define the color format of the output image. These bits can only be written
when data transfers are disabled. Once the transfer has started, they are read-only.
000: ARGB8888
001: RGB888
010: RGB565
011: ARGB1555
100: ARGB4444
others: meaningless
DocID018909 Rev 11
23 22 21
MA[31:16]
rw rw rw
7 6 5
MA[15:0]
rw rw rw
23 22 21
Reserved
7 6 5
20 19 18 17
rw rw rw rw
4 3 2 1
rw rw rw rw
20 19 18 17
4 3 2 1
CM[2:0]
rw rw
RM0090
16
rw
0
rw
16
0
rw