Syscfg External Interrupt Configuration Register 3; (Syscfg_Exticr3) - STMicroelectronics STM32F405 Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

System configuration controller (SYSCFG)
Bits 31:16 Reserved, must be kept at reset value.
Bits 15:0 EXTIx[3:0]: EXTI x configuration (x = 4 to 7)
9.2.5

SYSCFG external interrupt configuration register 3

(SYSCFG_EXTICR3)

Address offset: 0x10
Reset value: 0x0000 0000
31
30
29
15
14
13
EXTI11[3:0]
rw
rw
rw
Bits 31:16 Reserved, must be kept at reset value.
Bits 15:0 EXTIx[3:0]: EXTI x configuration (x = 8 to 11)
294/1731
These bits are written by software to select the source input for the EXTIx
external interrupt.
0000: PA[x] pin
0001: PB[x] pin
0010: PC[x] pin
0011: PD[x] pin
0100: PE[x] pin
0101: PF[x] pin
0110: PG[x] pin
0111: PH[x] pin
1000: PI[x] pin
28
27
26
25
12
11
10
9
EXTI10[3:0]
rw
rw
rw
rw
These bits are written by software to select the source input for the EXTIx external
interrupt.
0000: PA[x] pin
0001: PB[x] pin
0010: PC[x] pin
0011: PD[x] pin
0100: PE[x] pin
0101: PF[x] pin
0110: PG[x] pin
0111: PH[x] pin
1000: PI[x] pin
DocID018909 Rev 11
24
23
22
21
Reserved
8
7
6
5
EXTI9[3:0]
rw
rw
rw
rw
20
19
18
17
4
3
2
1
EXTI8[3:0]
rw
rw
rw
rw
RM0090
16
0
rw

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F405 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF