Figure 51. Multi Adc Block Diagram (1) - STMicroelectronics STM32F405 Reference Manual

RM0090
1. Although external triggers are present on ADC2 and ADC3 they are not shown in this diagram.
2. In the Dual ADC mode, the ADC3 slave part is not present.
3. In Triple ADC mode, the ADC common data register (ADC_CDR) contains the ADC1, ADC2 and ADC3's
regular converted data. All 32 register bits are used according to a selected storage order.
In Dual ADC mode, the ADC common data register (ADC_CDR) contains both the ADC1 and ADC2's
regular converted data. All 32 register bits are used.
Figure 51. Multi ADC block diagram
DocID018909 Rev 11
Analog-to-digital converter (ADC)
(1)
405/1731
434