Table of Contents
Advertisement
CHAPTER 17 USB FUNCTION
■ CONT2
The CONT2 register is used to initialize the FIFO registers. The address of the CONT2 register is
0006_0024
Figure 17.2-16 shows the CONT2 register.
Address:0006-0024
H
Table 17.2-9 lists the bits of the CONT2 register and their functions.
Table 17.2-9 Bits of the CONT2 Register
Bit name
Polarity
INI0o
ActiveHigh
INI0i
ActiveHigh
INI1
ActiveHigh
INI2
ActiveHigh
INI3
ActiveHigh
Only 1 is valid for writing to every bit of the CONT2 register.
396
.
H
Figure 17.2-16 CONT2 Register
15
14
13
12
11
10
Writing 1 to this bit initializes the address counter of the FIFO0o register. At
the same time, the ACK0o and NACK0o bits of the ST1 register, the RSIZE0
register, and the BFOK0o bit of the CONT3 register are initialized.
This bit is a self-reset register.
After 1 is written to this bit, it is automatically cleared to 0.
Writing 1 to this bit initializes the address counter of the FIFO0i register. At
the same time, the ACK0i and NACK0i bits of the ST1 register, the BFOK0i bit
of the CONT3 register, and the LSTD0 bit of the CONT10 register are
initialized.
This bit is a self-reset register.
After 1 is written to this bit, it is automatically cleared to 0.
Writing 1 to this bit initializes the address counter of the FIFO1 register. At the
same time, the double-buffer switching status, the ACK1 and NACK1 bits of
the ST1 register, the RSIZE1 register, the BFOK1 bit of the CONT3 register,
and the TRSIZE register are initialized.
This bit is a self-reset register.
After 1 is written to this bit, it is automatically cleared to 0.
Writing 1 to this bit initializes the address counter of the FIFO2 register. At the
same time, the double-buffer switching status, the ACK2 and NACK2 bits of
the ST1 register, the BFOK2 bit of the CONT3 register, the LSTD2 bit of the
CONT10 register, and the TISIZE register are initialized.
This bit is a self-reset register.
After 1 is written to this bit, it is automatically cleared to 0.
Writing 1 to this bit initializes the address counter of the FIFO3 register. At the
same time, the ACK3 and NACK3 bits of the ST1 register, the BFOK3 bit of
the CONT3 register, and the LSTD3 bit of the CONT10 register are initialized.
This bit is a self-reset register.
After 1 is written to this bit, it is automatically cleared to 0.
9
8
7
6
5
4
I
N
I
3
R/W R/W R/W R/W R/W
Function
3
2
1
0
I
I
I
I
N
N
N
N
XXXXXXXXXXX00000
I
I
I
I
2
1
0
0
i
o
Initial value
B
Advertisement
Table of Contents
