Table of Contents
Advertisement
■ Initialization
The following shows the setting values of the control registers required to use CLK synchronous
mode.
•
SMR register
•
MD1, MD0: 10
•
CS: Specifies the clock input.
•
PFR (port function) register
•
SCE: Set to 1 for an internal timer and to 0 for an external clock.
•
SOE: Set to 1 for send and to 0 for receive only.
•
SCR register
•
PEN: 0
•
P,SBL,A/D: These bits are meaningless.
•
CL: 1
•
REC: 0 (to initialize the register)
•
RXE, TXE: At least one of the bits must be set to 1.
•
SSR register
•
RIE: Set to 1 to enable interrupts and to 0 to disables interrupts.
•
TIE: 0
■ Start of Communication
Write to the SODR register to start communication.
If only reception is performed, dummy send data must be written to the SODR register.
■ End of Communication
Check for the end of communication by making sure that the RDRF flag of the SSR register has
changed to 1. Use the ORE bit of the SSR register to check that communication has been
performed correctly.
CHAPTER 14 UART
273
Advertisement
Table of Contents
