Iis Control Register (Iiscon) - Samsung S3C2416 User Manual

16/32-bit risc
Table of Contents

Advertisement

S3C2416X RISC MICROPROCESSOR

8.1 IIS CONTROL REGISTER (IISCON)

Register
IISCON
IISCON
Reserved
[31:18]
FTXURSTATUS
FTXURINTEN
FTX2EMPT
FTX1EMPT
FTX2FULL
FTX1FULL
LRI
FTX0EMPT
FRXEMPT
FTX0FULL
23-16
Address
0x55000000
IIS interface control register
Bit
R/W
Reserved. Program to zero.
R/W
[17]
R/W
TX FIFO under-run interrupt status. And this is used by interrupt clear
bit. When this is high, you can do interrupt clear by writing '1'.
0 = Interrupt didn't be occurred.
1 = Interrupt was occurred.
[16]
R/W
TX FIFO Under-run Interrupt Enable
0 = TXFIFO Under-run INT disable
1 = TXFIFO Under-run INT enable 1)
[15]
R
TX FIFO2 empty Status Indication
0 = TX FIFO2 is not empty(Ready to transmit Data)
1 = TX FIFO2 is empty
[14]
R
TX FIFO1 empty Status Indication
0 = TX FIFO1 is not empty(Ready to transmit Data)
1 = TX FIFO1 is empty
[13]
R
TX FIFO2 full Status Indication
0 = TX FIFO2 is not full
1 = TX FIFO2 is full
[12]
R
TX FIFO1 full Status Indication
0 = TX FIFO1 is not full
1 = TX FIFO1 is full
[11]
R
Left/Right channel clock indication. Note that LRI meaning is
dependent on the value of LRP bit of I2SMOD register.
0 = Left (when LRP bit is low) or right (when LRP bit is high)
1 = Right (when LRP bit is low) or left (when LRP bit is high)
[10]
R
Tx FIFO0 empty status indication.
0 = FIFO is not empty (ready for transmit data to channel)
1 = FIFO is empty (not ready for transmit data to channel)
[9]
R
Rx FIFO empty status indication.
0 = FIFO is not empty
1 = FIFO is empty
[8]
R
Tx FIFO0 full status indication.
0 = FIFO is not full
1 = FIFO is full
S3C2416X RISC MICROPROCESSOR
Description
Description
(Not Ready to transmit Data)
(Not Ready to transmit Data)
Reset Value
0x0000_C600

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents