Pcm Control Register - Samsung S3C2416 User Manual

16/32-bit risc
Table of Contents

Advertisement

PCM AUDIO INTERFACE

3.4 PCM CONTROL REGISTER

The PCM_CTL register is used to control the various aspects of the PCM module. It also provides a status bit to
provide the option to using polling instead of interrupt based control.
Register
PCM_CTL
0x5C000000
The bit definitions for the PCM_CTL Control Register are shown below:
PCM_CTL
Reserved
TXFIFO_DIPSTICK
RXFIFO_DIPSTICK
PCM_TX_DMA_EN
PCM_RX_DMA_EN
25-6
Address
R/W
R/W
Bit
[31:19]
Reserved
[18:13]
Determines when the almost_full, almost_empty flags go
active for the TXFIFO
TXFIFO_ALMOST_EMPTY: txfifo_depth < txfifo_dipstick
TXFIFO_ALMOST_FULL:
txfifo_dipstick)
Note:
- If txfifo_dipstick is 0, Almost_empty, Almost_full are invalid
- For DMA loading of TX fifo, Txfifo_dipstick should be equal to 2
or greater than 2(txfifo_dipstick >= 2)
This is required since the PCM_TXDMA uses
TXFIFO_ALMOST_FULL as the DMA request (keep requesting data
until the FIFO is almost full) In some circumstances, the DMA write
one more word after the DMA_req goes away. Thus the almost_full
flag most go active with at least space for one extra word in the fifo
[12:7]
Determines when the almost_full, almost_empty flags go
active for the RXFIFO
RXFIFO_ALMOST_EMPTY : fifo_depth < fifo_dipstick
RXFIFO_ALMOST_FULL :
Note:
- If fifo_dipstick is 0, Almost_empty, Almost_full are invalid.
- For DMA, RXFIFO_DIPSTICK is a don't care.
(DMA unloading of RX fifo uses the RXFIFO_EMPTY flag as the
DMA request)
- Non-DMA IRQ/polling RXFIFO_DIPSTICK should be 32.
This will have the effect of RXFIFO_ALMOST_FULL acting as a
rx_fifo_not_empty flag (as a not RXFIFO_EMPTY).
[6]
Enable the DMA interface for the TXFIFO DMA must operate
in the demand mode.
DMA_TX request will occur whenever the TXFIFO is not
almost full
[5]
Enable the DMA interface for the RXFIFO DMA must operate
in the demand mode.
DMA_RX request will occur whenever the RXFIFO is not
empty.
Description
Control the PCM Audio Interface
Description
txfifo_depth > (32 –
fifo_depth > (32 – fifo_dipstick)
S3C2416X RISC MICROPROCESSOR
Reset Value
0x00000000
Initial State
0
0
0
0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents