INTERRUPT CONTROLLER
S3C2416X RISC MICROPROCESSOR
1.3 INTERRUPT PRIORITY GENERATING BLOCK
The priority logic for 32 interrupt requests is composed of seven rotation based arbiters: six first-level arbiters and
one second-level arbiter as shown in Figure 10-2 below.
Figure 9-3. Priority Generating Block
10-6