O Port Control Register; Port A Control Registers (Gpacon, Gpadat) - Samsung S3C2416 User Manual

16/32-bit risc
Table of Contents

Advertisement

S3C2416 RISC MICROPROCESSOR
3 I/O PORT CONTROL REGISTER

3.1 PORT A CONTROL REGISTERS (GPACON, GPADAT)

Register
GPACON
0x56000000
GPADAT
0x56000004
Reserved
0x56000008
Reserved
0x5600000c
GPACON
Reserved
Reserved
GPA26
GPA25
GPA24
GPA23
GPA22
GPA21
GPA20
GPA19
GPA18
GPA17
GPA16
GPA15
GPA14
GPA13
GPA12
Reserved
GPA10
GPA9
GPA8
GPA7
GPA6
GPA5
GPA4
GPA3
GPA2
GPA1
GPA0
Address
R/W
R/W
R/W
Bit
[31:28]
Reserved
[27]
Reserved
[26]
0 = Output
[25]
0 = Output
[24]
0 = Output
[23]
0 = Output
[22]
0 = Output
[21]
0 = Output
[20]
0 = Output
[19]
0 = Output
[18]
0 = Output
[17]
0 = Output
[16]
0 = Output
[15]
0 = Output
[14]
0 = Output
[13]
0 = Output
[12]
0 = Output
[11]
Reserved
[10]
0 = Reserved
[9]
0 = Output
[8]
0 = Output
[7]
0 = Output
[6]
0 = Output
[5]
0 = Output
[4]
0 = Output
[3]
0 = Output
[2]
0 = Output
[1]
0 = Output
[0]
0 = Output
Description
Configures the pins of port A
The data register for port A
Description
1 = DQM3
1 = DQM2
1 = RSMAVD
1 = RSMCLK
1 = nFCE
1 = nRSTOUT
1 = nFRE
1 = nFWE
1 = ALE
1 = CLE
1 = nRCS[5]
1 = nRCS[4]
1 = nRCS[3]
1 = nRCS[2]
1 = nRCS[1]
1 = RADDR25
1 = RADDR24
1 = RADDR23
1 = RADDR22
1 = RADDR21
1 = RADDR20
1 = RADDR19
1 = RADDR18
1 = RADDR17
1 = RADDR16
1 = RADDR0
I/O PORTS
Reset Value
0x0fffffff
0x0
10-9

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents