CHAPTER 3 INTERRUPTS
The time required for the CPU to execute the interrupt processing in steps 6. and 7. is shown below.
See Table 3.5-1 for the cycle count compensation value.
Interrupt start: 24 + 6 × (Table 3.3-2 machine cycles)
Interrupt return: 15 + 6 × (Table 3.3-2 machine cycles) RETI instruction
Table 3.5-1 Compensation Values for Interrupt Processing Cycle Count
Address indicated by stack pointer
Internal area, even-number address
Internal area, add-number address
70
Cycle count compensation value
0
+2
Need help?
Do you have a question about the F2MCTM-16LX and is the answer not in the manual?