Clock Selection Register (Ckscr); Pll Clock Multiplier - Fujitsu F2MCTM-16LX Hardware Manual

CHAPTER 5 CLOCKS
5.3

Clock Selection Register (CKSCR)

The clock selection register (CKSCR) is used to switch among the main clock, PLL
clocks and subclock, also used to select an oscillation stabilization wait interval and a

PLL clock multiplier.

Configuration of the Clock Selection Register (CKSCR)
Figure 5.3-1 Configuration of the Clock Selection Register (CKSCR)
Address 15 14
0000A1 SCM MCM WS1
H
R R
HCLK : Oscillation clock
R/W : Read/Write
R : Read only
: Reset value
98
13 12 11 10 9
WS0 SCS MCS CS1
R/W R/W R/W R/W R/W R/W
8 Reset value
CS0 11111100
B
bit9 bit8
CS2 CS1 CS0
Parenthesized values are examples calculated at
an oscillation clock (HCLK) frequency of 4 MHz.
1 × HCLK (4 MHz)
0 0 0
2 × HCLK (8 MHz)
0 0 1
3 × HCLK (12 MHz)
0 1 0
4 × HCLK (16 MHz)
0 1 1
6 × HCLK (24 MHz)
1 1 0
1 1 1 Setting disabled
bit10
MCS PLL clock select bit
0 Select PLL clock
1 Select main clock
bit11
SCS Sub clock select bit
0 Select sub clock
1 Select main clock
bit13 bit12
Oscillation stabilization wait time select bit
WS1 WS0
Parenthesized values are examples calculated at an
oscillation clock (HCLK) frequency of 4 MHz.
0 0 10
/HCLK (approx. 256 µs)
2
0 1 13
2 /HCLK (approx. 2.05 ms)
1 0 17
2 /HCLK (approx. 32.77 ms)
15
2 /HCLK approx.
(
1 1
16
2 /HCLK approx.
(
bit14
MCM PLL clock operation bit
0 Operating in PLL clock
1 Operating in main clock or sub clock
bit15
SCM Sub clock operation bit
0 Operating in sub clock
1 Operating in main clock or PLL clock
CS2(PSCCR register: bit8)
Multiplication rate select bit
8.19 ms, other than power-on reset)
16.38 ms, power-on reset only)