Download Print this page
   
1
2
3
4
5
6
Table of Contents
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602

Advertisement

FUJITSU SEMICONDUCTOR
Version 1.0
CONTROLLER MANUAL
2
F
MC-8FX
8-BIT MICROCONTROLLER
MB95170J Series
HARDWARE MANUAL

Advertisement

   Also See for Fujitsu F2MC-8FX

   Related Manuals for Fujitsu F2MC-8FX

   Summary of Contents for Fujitsu F2MC-8FX

  • Page 1

    FUJITSU SEMICONDUCTOR Version 1.0 CONTROLLER MANUAL MC-8FX 8-BIT MICROCONTROLLER MB95170J Series HARDWARE MANUAL...

  • Page 3

    Be sure to refer to the “Check Sheet” for the latest cautions on development. “Check Sheet” is seen at the following support page URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html “Check Sheet” lists the minimal requirement items to be checked to prevent problems beforehand in system development.

  • Page 5

    C Standard Specification as defined by Philips. Sample Programs Fujitsu provides sample programs free of charge to operate the peripheral resources of the F MC-8FX family of microcontrollers. Feel free to use such sample programs to check the operational specifications and usages of Fujitsu microcontrollers.

  • Page 6

    • The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. • The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device;...

  • Page 7: Table Of Contents

    CONTENTS CHAPTER 1 DESCRIPTION ..................... 1 Feature of MB95170J Series ......................2 Product Lineup of MB95170J Series ....................4 Difference Among Products and Notes on Selecting Products ............7 Block Diagram of MB95170J Series ....................9 Pin Assignment ..........................10 Package Dimension ..........................

  • Page 8: Table Of Contents

    Clock Oscillator Circuits ........................76 6.10 Overview of Prescaler ........................78 6.11 Configuration of Prescaler ........................ 79 6.12 Operating Explanation of Prescaler ....................80 6.13 Notes on Use of Prescaler ........................ 81 CHAPTER 7 RESET ......................83 Reset Operation ..........................84 Reset Source Register (RSRR) ......................

  • Page 9: Table Of Contents

    9.10.2 Operations of Port C ........................148 9.11 Port E .............................. 150 9.11.1 Port E Registers ........................152 9.11.2 Operations of Port E ........................153 CHAPTER 10 TIMEBASE TIMER ................... 155 10.1 Overview of Timebase Timer ......................156 10.2 Configuration of Timebase Timer ....................158 10.3 Registers of the Timebase Timer ....................

  • Page 10: Table Of Contents

    14.5 Explanation of Watch Counter Operations and Setup Procedure Example ........215 14.6 Precautions when Using Watch Counter ..................217 14.7 Sample Programs for Watch Counter ..................... 218 CHAPTER 15 WILD REGISTER ..................219 15.1 Overview of Wild Register ......................220 15.2 Configuration of Wild Register ......................

  • Page 11: Table Of Contents

    17.6 Interrupts of 16-bit PPG Timer ......................292 17.7 Explanation of 16-bit PPG Timer Operations and Setup Procedure Example ........ 293 17.8 Precautions when Using 16-bit PPG Timer ..................297 17.9 Sample Programs for 16-bit PPG Timer ..................298 CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT ............303 18.1 Overview of External Interrupt Circuit .....................

  • Page 12: Table Of Contents

    21.3.2 UART/SIO Dedicated Baud Rate Generator Baud Rate Setting Register (BRSR) ....366 21.4 Operating Description of UART/SIO Dedicated Baud Rate Generator ........... 367 CHAPTER 22 I C ......................369 22.1 Overview of I C ..........................370 22.2 C Configuration ..........................371 22.3 C Channels ..........................

  • Page 13: Table Of Contents

    24.6.1 Output Waveform during LCD Controller Operation (1/2 Duty) ..........455 24.6.2 Output Waveform during LCD Controller Operation (1/3 Duty) ..........457 24.6.3 Output Waveform during LCD Controller Operation (1/4 Duty) ..........459 24.7 Notes on Use of LCD Controller ..................... 461 CHAPTER 25 LOW-VOLTAGE DETECTION RESET CIRCUIT ........

  • Page 14: Table Of Contents

    28.4 Starting the Flash Memory Automatic Algorithm ................526 28.5 Checking the Automatic Algorithm Execution Status ..............528 28.5.1 Data Polling Flag (DQ7) ......................530 28.5.2 Toggle Bit Flag (DQ6) ........................ 531 28.5.3 Execution Time-out Flag (DQ5) ....................532 28.5.4 Toggle Bit 2 Flag (DQ2) ......................

  • Page 15: Chapter 1 Description

    CHAPTER 1 DESCRIPTION This chapter explains a feature and a basic specification of the MB95170J series. 1.1 Feature of MB95170J Series 1.2 Product Lineup of MB95170J Series 1.3 Difference Among Products and Notes on Selecting Products 1.4 Block Diagram of MB95170J Series 1.5 Pin Assignment 1.6 Package Dimension 1.7 Pin Description...

  • Page 16: Feature Of Mb95170j Series

    CHAPTER 1 DESCRIPTION Feature of MB95170J Series In addition to a compact instruction set, the MB95170J series is a general-purpose single-chip microcontroller built-in abundant peripheral functions. Feature of MB95170J Series MC-8FX CPU core Instruction system optimized for controllers • Multiplication and division instructions •...

  • Page 17

    Automotive input level / CMOS input level / Hysteresis input level Flash memory security function Protects the content of Flash memory(Flash memory device only) * : Purchase of Fujitsu I C components conveys a license under the Philips I C Patent Rights to use, these components in an C system provided that the system conforms to the I C Standard Specification as defined by Philips.

  • Page 18: Product Lineup Of Mb95170j Series

    CHAPTER 1 DESCRIPTION Product Lineup of MB95170J Series MB95170J series is available in two types. Table 1.2-1 lists the product lineup and Table 1.2-2 lists the CPUs and peripheral functions. Product Lineup of MB95170J Series Table 1.2-1 Product Lineup of MB95170J Series Part Number MB95F176JS MB95F176JW...

  • Page 19

    CHAPTER 1 DESCRIPTION Table 1.2-2 CPU and Peripheral Function of MB95170J Series Item Specification Number of basic instructions: 136 instructions Instruction bit length: 8 bits Instruction length: 1 to 3 bytes CPU function Data bit length: 1, 8, and 16 bits Minimum instruction execution time: 0.1μs (at machine clock 10 MHz) Interrupt processing time:...

  • Page 20

    CHAPTER 1 DESCRIPTION Table 1.2-2 CPU and Peripheral Function of MB95170J Series Item Specification Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Flash memory Number of write/earse cycles (Minimum) : 10000 times Data retention time: 20 years Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash Standby Mode...

  • Page 21: Difference Among Products And Notes On Selecting Products

    CHAPTER 1 DESCRIPTION Difference Among Products and Notes on Selecting Products Difference Points among Products and Notes on Selecting a Product Notes on using evaluation products The Evaluation product has not only the functions of the MB95170J series but also those of other products to support software development for multiple series and models of the F MC-8FX family.

  • Page 22

    CHAPTER 1 DESCRIPTION Package and Its Corresponding Product Product MB95F176JS MB95F176JW Package FPT-64P-M23 FPT-64P-M24 : usable × : unusable...

  • Page 23: Block Diagram Of Mb95170j Series

    CHAPTER 1 DESCRIPTION Block Diagram of MB95170J Series Figure 1.4-1 shows the block diagram of all MB95170J series. Block Diagram of All MB95170J Series Figure 1.4-1 Block Diagram of All MB95170J Series MC-8FX CPU Reset control Hardware watchdog RC oscillator X0,X1 Clock control P95/X1A*...

  • Page 24: Pin Assignment

    CHAPTER 1 DESCRIPTION Pin Assignment Pin Assignment of MB95170J Series Figure 1.5-1 Pin Assignment of MB95170J Series (TOP VIEW) 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 DVss P64/SEG20/EC1 P12/UCK0/TO00 P63/SEG19/TO11 P11/UO0/TO01 P62/SEG18/TO10 P10/UI0/EC0 P61/SEG17...

  • Page 25: Package Dimension

    0~8˚ 0.50±0.20 0.10±0.10 (.020±.008) (.004±.004) "A" (Stand off) 0.60±0.15 (.024±.006) 0.65(.026) 0.32±0.05 0.13(.005) (.013±.002) Dimensions in mm (inches). 2003 FUJITSU LIMITED F64034S-c-1-1 Note: The values in parentheses are reference values Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html...

  • Page 26

    (Stand off) "A" 0.25(.010) 0.50±0.20 (.020±.008) LEAD No. 0.60±0.15 0.50(.020) 0.20±0.05 (.024±.006) 0.08(.003) (.008±.002) Dimensions in mm (inches). 2005 FUJITSU LIMITED F64036S-c-1-1 Note: The values in parentheses are reference values Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html...

  • Page 27: Pin Description

    CHAPTER 1 DESCRIPTION Pin Description Table 1.7-1 shows pin description. The alphabet in the "Circuit Type" column of Table 1.7-1 corresponds to the one in the "Classification" column of Table 1.8-1. Pin Description Table 1.7-1 Pin Description (1 / 3) Pin no.

  • Page 28

    CHAPTER 1 DESCRIPTION Table 1.7-1 Pin Description (2 / 3) Pin no. circuit Pin name Function LQFP* type* ⎯ Power supply pin (GND) ⎯ Power supply pin ⎯ Capacitor connection pin P95/X1A General-purpose I/O port The pins are shared with sub clock oscillation pin P94/X0A B’...

  • Page 29

    CHAPTER 1 DESCRIPTION Table 1.7-1 Pin Description (3 / 3) Pin no. circuit Pin name Function LQFP* type* P60/S16 General-purpose I/O port The pins are shared with LCDC SEG output. P61/S17 P62/S18/TO10 General-purpose I/O port The pins are shared with LCDC SEG output and 8/16-bit compound timer ch.1 output P63/S19/TO11 (TO10, TO11) General-purpose I/O port...

  • Page 30

    CHAPTER 1 DESCRIPTION *1 : FPT-64P-M23 , FPT-64P-M24 *2 : For the I/O circuit type, refer to “1.8 I/O Circuit Type”.

  • Page 31: I/o Circuit Type

    CHAPTER 1 DESCRIPTION I/O Circuit Type Table 1.8-1 lists the I/O circuit types. Also, the alphabet in the "Type" column of Table 1.8-1 corresponds to the one in the "I/O circuit type" column of Table 1.7-1. I/O Circuit Type Table 1.8-1 I/O Circuit Type (1 / 3) Type Circuit Remarks...

  • Page 32

    CHAPTER 1 DESCRIPTION Table 1.8-1 I/O Circuit Type (2 / 3) Type Circuit Remarks • CMOS output • Hysteresis input P-ch Digital output • Automotive input Digital output N-ch H’ Hysteresis input Automotive input Standby con- • N-ch open drain output •...

  • Page 33

    CHAPTER 1 DESCRIPTION Table 1.8-1 I/O Circuit Type (3 / 3) Type Circuit Remarks • CMOS output • LCD output P-ch Digital output • CMOS input • Hysteresis input Digital output N-ch • Automotive input LCD output CMOS input Hysteresis input Automotive input LCD control Standby control...

  • Page 34

    CHAPTER 1 DESCRIPTION...

  • Page 35: Chapter 2 Handling Devices

    CHAPTER 2 HANDLING DEVICES This chapter gives notes on using. 2.1 Device Handling Precautions...

  • Page 36: Device Handling Precautions

    CHAPTER 2 HANDLING DEVICES Device Handling Precautions This section summarizes the precautions on the device's power supply voltage and pin treatment. Device Handling Precautions Preventing Latch-up Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used. Latch-up may occur on CMOS ICs if voltage higher than V or lower than V is applied to input and...

  • Page 37

    CHAPTER 2 HANDLING DEVICES Pin Connection Treatment of Unused Pin Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 kΩ. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins.

  • Page 38

    CHAPTER 2 HANDLING DEVICES...

  • Page 39: Chapter 3 Memory Space

    CHAPTER 3 MEMORY SPACE This chapter describes memory space. 3.1 Memory Space 3.2 Memory Map...

  • Page 40: Memory Space

    CHAPTER 3 MEMORY SPACE Memory Space The memory space on the F MC-8FX family is 64 K bytes, divided into I/O, extended I/O, data, and program areas. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Configuration of Memory Space I/O area (addresses: 0000 to 007F...

  • Page 41

    CHAPTER 3 MEMORY SPACE Configuration of Memory Space For Specific Usage General-purpose Register Area (Addresses: 0100 to 01FF • This area contains the auxiliary registers used for 8-bit arithmetic or transfer operations. • As the area is allocated as part of the RAM area, it can also be used as ordinary RAM. •...

  • Page 42: Memory Map

    CHAPTER 3 MEMORY SPACE Memory Map Figure 3.2-1 Memory Map 0000 I/O area Direct addressing area 0080 0100 Register banks Extended direct addressing area (General-purpose register area) 0200 Address #1 Access prohibited 0F00 Extended I/O area Address #2 Program area FFC0 FFFF Vector table area...

  • Page 43: Chapter 4 Memory Access Mode

    CHAPTER 4 MEMORY ACCESS MODE This chapter describes the memory access mode. 4.1 Memory Access Mode...

  • Page 44: Memory Access Mode

    CHAPTER 4 MEMORY ACCESS MODE Memory Access Mode The memory access mode supported by the MB95170J series is only single-chip mode. Single-chip Mode Single-chip mode uses only internal RAM and ROM without using an external bus access. Mode data Mode data is used to determine the memory access mode of the CPU. The mode data address is fixed as FFFD (The value of FFFC can be any value).

  • Page 45: Chapter 5 Cpu

    CHAPTER 5 This chapter describes functions and operations of the CPU. 5.1 Dedicated Registers 5.2 General-purpose Registers 5.3 Placement of 16-bit Data in Memory...

  • Page 46: Dedicated Registers

    CHAPTER 5 CPU Dedicated Registers The CPU has its dedicated registers: the program counter (PC), two arithmetic registers (A and T), three address pointers (IX, EP, and SP), and the program status (PS) register. Each of the registers is 16 bits long. The PS register consists of the register bank pointer (RP), direct pointer (DP), and condition code register (CCR).

  • Page 47

    CHAPTER 5 CPU Temporary accumulator (T) The temporary accumulator is an auxiliary 16-bit register for arithmetic operation. It is used to perform arithmetic operations with the data in the accumulator (A). The data in the temporary accumulator is handled as word data for word-length (16-bit) operations with the accumulator (A) and as byte data for byte-length (8-bit) operations.

  • Page 48: Register Bank Pointer (rp)

    CHAPTER 5 CPU 5.1.1 Register Bank Pointer (RP) The register bank pointer (RP) in bits 15 to 11 of the program status (PS) register contains the address of the general-purpose register bank that is currently in use and is translated into a real address when general-purpose register addressing is used. Configuration of Register Bank Pointer (RP) Figure 5.1-2 shows the configuration of the register bank pointer.

  • Page 49: Direct Bank Pointer (dp)

    CHAPTER 5 CPU 5.1.2 Direct Bank Pointer (DP) The direct bank pointer (DP) in bits 10 to 8 of the program status (PS) register specifies the area to be accessed by direct addressing. Configuration of Direct Bank Pointer (DP) Figure 5.1-4 shows the configuration of the direct bank pointer. Figure 5.1-4 Configuration of Direct Bank Pointer DP Initial value...

  • Page 50

    CHAPTER 5 CPU Table 5.1-2 Direct Address Instruction List Applicable Instruction CLRB dir:bit SETB dir:bit BBC dir:bit,rel BBS dir:bit,rel MOV A,dir CMP A,dir ADDC A,dir SUBC A,dir MOV dir,A XOR A,dir AND A,dir OR A,dir MOV dir,#imm CMP dir,#imm MOVW A,dir MOVW dir,A...

  • Page 51: Condition Code Register (ccr)

    CHAPTER 5 CPU 5.1.3 Condition Code Register (CCR) The condition code register (CCR) in the lower eight bits of the program status (PS) register consists of the bits (H, N, Z, V, and C) containing information about the arithmetic result or transfer data and the bits (I, IL1, and IL0) used to control the acceptance of interrupt requests.

  • Page 52

    CHAPTER 5 CPU Carry flag (C) This flag is set to "1" when a carry from bit 7 or a borrow to bit 7 occurs as the result of an operation. Otherwise, the flag is set to "0". When a shift instruction is executed, the flag is set to the shift-out value. Figure 5.1-6 shows how the carry flag is updated by a shift instruction.

  • Page 53: General-purpose Registers

    CHAPTER 5 CPU General-purpose Registers The general-purpose registers are memory blocks consisting of eight 8-bit registers per bank. A total of up to 32 register banks can be used. The register bank pointer (RP) is used to specify the register bank. Register banks are useful for interrupt handling, vector call processing, and subroutine calls.

  • Page 54

    CHAPTER 5 CPU Features of General-purpose Registers The general-purpose registers have the following features: • High-speed access to RAM using short instructions (general-purpose register addressing). • Blocks of register banks facilitating data backup and division by function unit. General-purpose register banks can be allocated exclusively for specific interrupt service routines or vector call (CALLV #0 to #7) processing routines.

  • Page 55: Placement Of 16-bit Data In Memory

    CHAPTER 5 CPU Placement of 16-bit Data in Memory This section describes how 16-bit data is stored in memory. Placement of 16-bit Data in Memory State of 16-bit data stored in RAM When you write 16-bit data to memory, the upper byte of the data is stored at a smaller address and the lower byte is stored at the next address.

  • Page 56

    CHAPTER 5 CPU...

  • Page 57: Chapter 6 Clock Controller

    CHAPTER 6 CLOCK CONTROLLER This chapter describes the functions and operations of the clock controller. 6.1 Overview of Clock Controller 6.2 Oscillation Stabilization Wait Time 6.3 System Clock Control Register (SYCC) 6.4 PLL Control Register (PLLC) 6.5 Oscillation Stabilization Wait Time Setting Register (WATR) 6.6 Standby Control Register (STBC) 6.7 Clock Modes 6.8 Operations in Low-power Consumption Modes (Standby Modes)

  • Page 58: Overview Of Clock Controller

    CHAPTER 6 CLOCK CONTROLLER Overview of Clock Controller The F MC-8FX family has a built-in clock controller that optimizes its power consumption. It includes two- system clock product supporting both of the main clock and subclock and single system clock product supporting only the main clock. The clock controller enables/disables clock oscillation, enables/disables the supply of clock signals to the internal circuitry, selects the clock source, and controls the PLL and frequency divider circuits.

  • Page 59

    CHAPTER 6 CLOCK CONTROLLER Block Diagram of the Clock Controller Figure 6.1-1 shows the block diagram of the clock controller. Figure 6.1-1 Clock Controller Block Diagram PLL controller register (PLLC) Standby control register (STBC) SPL SRST TMD MPEN MPMC1 MPMC0MPRDY Stop signal Sleep signal Clock for watch...

  • Page 60

    CHAPTER 6 CLOCK CONTROLLER The clock controller consists of the following blocks: Main clock oscillator circuit This block is the oscillator circuit for the main clock. Subclock oscillator circuit (Two-system clock product) This block is the oscillator circuit for the subclock. Main PLL oscillator circuit This block is the oscillator circuit for the main PLL.

  • Page 61: Clock Modes

    CHAPTER 6 CLOCK CONTROLLER Clock Modes There are three clock modes available: main clock mode, main PLL clock mode and subclock mode. Table 6.1-1 shows the relationships between the clock modes and the machine clock (operating clock for the CPU and peripheral resources). Table 6.1-1 Clock Modes and Machine Clock Selection Clock Mode Machine Clock...

  • Page 62

    CHAPTER 6 CLOCK CONTROLLER Standby Modes The clock controller selects whether to enable or disable clock oscillation and clock supply to internal circuitry depending on each standby mode. With the exception of timebase timer mode and watch mode, the standby mode can be set independently of the clock mode. Table 6.1-3 shows the relationships between standby modes and clock supply states.

  • Page 63

    CHAPTER 6 CLOCK CONTROLLER Combinations of Clock Mode and Standby Mode Table 6.1-4 lists the combinations of clock mode and standby mode and their respective operating states of internal circuits. Table 6.1-4 Combinations of Standby Mode and Clock Mode and Internal Operating States Watch (Two- Timebase Sleep...

  • Page 64: Oscillation Stabilization Wait Time

    CHAPTER 6 CLOCK CONTROLLER Oscillation Stabilization Wait Time The oscillation stabilization wait time is the time after the oscillator circuit stops oscillation until the oscillator resumes its stable oscillation at its natural frequency. The clock controller obtains the oscillation stabilization wait time by counting a set number of oscillation clock cycles to prevent clock supply to internal circuits.

  • Page 65

    CHAPTER 6 CLOCK CONTROLLER the PLL oscillation stabilization wait time to elapse after a request for state transition from PLL oscillation stopped state to oscillation start is generated via an interrupt in standby mode or a change of clock mode by software.

  • Page 66: System Clock Control Register (sycc), System Clock Control Register (sycc)

    CHAPTER 6 CLOCK CONTROLLER System Clock Control Register (SYCC) The system clock control register (SYCC) is used to indicate and switch the current clock mode, select the machine clock divide ratio, and control subclock oscillation in main clock mode and main PLL clock mode. Configuration of System Clock Control Register (SYCC) Figure 6.3-1 Configuration of System Clock Control Register (SYCC)

  • Page 67

    CHAPTER 6 CLOCK CONTROLLER Table 6.3-1 Functions of Bits in System Clock Control Register (SYCC) Bit name Function Indicate the current clock mode. SCM1, SCM0: When set to "00": the bits indicate subclock mode. bit7 Clock mode monitor When set to "10": the bit indicate main clock mode. bit6 bits When set to "11": the bit indicate main PLL clock mode.

  • Page 68: Pll Control Register (pllc), Pll Control Register (pllc)

    CHAPTER 6 CLOCK CONTROLLER PLL Control Register (PLLC) The PLL control register (PLLC) controls the main PLL clock. Configuration of PLL Control Register (PLLC) Figure 6.4-1 Configuration of PLL Control Register (PLLC) Address Initial value bit7 bit6 bit5 bit3 bit2 bit1 bit4 bit0...

  • Page 69

    CHAPTER 6 CLOCK CONTROLLER Table 6.4-1 Functions of Bits in PLL Control Register (PLLC) Bit name Function Enables or disables the oscillation of the main PLL clock in main clock mode or timebase timer mode. MPEN: When set to "1": the bit enables main PLL clock oscillation. bit7 Main PLL clock When set to "0": the bit disables main PLL clock oscillation.

  • Page 70: Oscillation Stabilization Wait Time Setting Register (watr), Oscillation Stabilization Wait Time Setting Register (watr)

    CHAPTER 6 CLOCK CONTROLLER Oscillation Stabilization Wait Time Setting Register (WATR) This register is used to set the oscillation stabilization wait time. Configuration of Oscillation Stabilization Wait Time Setting Register (WATR) Figure 6.5-1 Configuration of Oscillation Stabilization Wait Time Setting Register (WATR) Initial value Address Bit7...

  • Page 71

    CHAPTER 6 CLOCK CONTROLLER Table 6.5-1 Functions of Bits in Oscillation Stabilization Wait Time Setting Register (WATR) (1 / 2) Bit name Function Set the subclock oscillation stabilization wait time. Number of Subclock F = 32.768 kHz SWT3 SWT2 SWT1 SWT0 Cycles 1111 About...

  • Page 72

    CHAPTER 6 CLOCK CONTROLLER Table 6.5-1 Functions of Bits in Oscillation Stabilization Wait Time Setting Register (WATR) (2 / 2) Bit name Function Set the main clock oscillation stabilization wait time. MWT3 MWT2 MWT1 Number of Main clock F = 4 MHz MWT0 Cycles 1111...

  • Page 73

    CHAPTER 6 CLOCK CONTROLLER...

  • Page 74: Standby Control Register (stbc), Standby Control Register (stbc)

    CHAPTER 6 CLOCK CONTROLLER Standby Control Register (STBC) The standby control register (STBC) is used to control transition from the RUN state to sleep mode, stop mode, timebase timer mode, or watch mode, set the pin state in stop mode, timebase timer mode, and watch mode, and to control the generation of software resets.

  • Page 75

    CHAPTER 6 CLOCK CONTROLLER Table 6.6-1 Functions of Bits in Standby Control Register (STBC) Bit Name Function Sets transition to stop mode. When set to "0": the bit is meaningless. STP: When set to "1": the bit causes transition to stop mode. bit7 Stop bit •...

  • Page 76

    CHAPTER 6 CLOCK CONTROLLER Notes: • Set the standby mode after making sure that the transition to clock mode has been completed by comparing the values of the clock mode monitor bits (SYCC:SCM1,0) and clock mode setting bits (SYCC:SCS1,0) in the system clock control register.

  • Page 77: Clock Modes

    CHAPTER 6 CLOCK CONTROLLER Clock Modes The clock modes available are: main clock mode, subclock mode and main PLL clock mode. Mode switching takes place according to the settings in the system clock control register (SYCC). Subclock mode is not supported by single system clock product. Operations in Main Clock Mode Main clock mode uses the main clock as the machine clock for the CPU and peripheral resources.

  • Page 78

    CHAPTER 6 CLOCK CONTROLLER Clock Mode State Transition Diagram The clock modes available are: main clock mode, main PLL clock mode and subclock mode. The device can switch between these modes according to the settings in the system clock control register (SYCC). Figure 6.7-1 Clock Mode State Transition Diagram (Two-system Clock Product) Power on Reset occurs in each state.

  • Page 79

    CHAPTER 6 CLOCK CONTROLLER Figure 6.7-2 Clock Mode State Transition Diagram (Single System Clock Product) Power on Reset occurs in each state. Reset state <1> <2> Main clock oscillation stabilization wait time Main PLL Main clock mode clock mode Main PLL clock oscillation stabiliza- tion wait time...

  • Page 80

    CHAPTER 6 CLOCK CONTROLLER Table 6.7-1 Clock Mode State Transition Table Current Next State Description State After a reset, the device waits for the main clock oscillation stabilization wait time to elapse <1> and enters main clock mode. Reset state Main clock If the reset is a watchdog reset, software reset, or external reset caused in main clock mode or main PLL clock mode, however, the device does not wait for the main clock oscillation...

  • Page 81: Operations In Low-power Consumption Modes (standby Modes)

    CHAPTER 6 CLOCK CONTROLLER Operations in Low-power Consumption Modes (Standby Modes) The standby modes available are: sleep mode, stop mode, timebase timer mode, and watch mode. Overview of Transitions to and from Standby Mode The standby modes available are: sleep mode, stop mode, timebase timer mode, and watch mode. The device enters standby mode according to the settings in the standby control register (STBC).

  • Page 82: Notes On Using Standby Mode

    CHAPTER 6 CLOCK CONTROLLER 6.8.1 Notes on Using Standby Mode Even if the standby control register (STBC) sets standby mode, transition to the standby mode does not take place when an interrupt request has been issued from a peripheral resource. When the device returns from standby mode to the normal operating state in response to an interrupt, the operation that follows varies depending on whether the interrupt request is accepted or not.

  • Page 83

    CHAPTER 6 CLOCK CONTROLLER Standby Mode State Transition Diagram Figure 6.8-1 and Figure 6.8-2 are standby mode state transition diagrams. Figure 6.8-1 Standby Mode State Transition Diagram (Two-system Clock Product) Power on Reset state Reset occurs in each state. <2> <1>...

  • Page 84

    CHAPTER 6 CLOCK CONTROLLER Figure 6.8-2 Standby Mode State Transition Diagram (Single System Clock Product) Power on Reset state Reset occurs in each state. <2> <1> Main clock oscillation stabilization wait time Normal (RUN) state Stop mode Main clock/main PLL clock oscillation stabilization wait time Main PLL clock...

  • Page 85

    CHAPTER 6 CLOCK CONTROLLER Table 6.8-1 State Transition Diagram (Transitions to and from Standby Modes) State Transition Description After a reset, the device enters main clock mode. If the reset is a power-on reset, the device always waits for the main clock oscillation stabilization <1>...

  • Page 86: Sleep Mode

    CHAPTER 6 CLOCK CONTROLLER 6.8.2 Sleep Mode Sleep mode stops the operations of the CPU and watchdog timer. Operations in Sleep Mode Sleep mode stops the operating clock for the CPU and watchdog timer. In this mode, the CPU stops while retaining the contents of registers and RAM that exist immediately before the transition to sleep mode, but the peripheral resources except the watchdog timer continue operating.

  • Page 87: Stop Mode

    CHAPTER 6 CLOCK CONTROLLER 6.8.3 Stop Mode Stop mode stops the main clock. Operations in Stop Mode Stop mode stops the main clock. In this mode, the device stops all the functions except external interrupt and low-voltage detection reset while retaining the contents of registers and RAM that exist immediately before the transition to stop mode.

  • Page 88: Timebase Timer Mode

    CHAPTER 6 CLOCK CONTROLLER 6.8.4 Timebase Timer Mode Timebase timer mode allows only the main clock oscillation, subclock oscillation, timebase timer, and watch prescaler to work. The operating clock for the CPU and peripheral resources is stopped in this mode. Operations in Timebase Timer Mode In timebase timer mode, main clock supply is stopped except for the timebase timer.

  • Page 89: Watch Mode

    CHAPTER 6 CLOCK CONTROLLER 6.8.5 Watch Mode Watch mode allows only the subclock and watch prescaler to work. The operating clock for the CPU and peripheral resources is stopped in this mode. Operations in Watch Mode In watch mode, the operating clock for the CPU and peripheral resources is stopped. The device stops all the functions except the watch prescaler, watch counter, external interrupt, and low-voltage detection reset while retaining the contents of registers and RAM that exist immediately before the transition to watch mode.

  • Page 90: Clock Oscillator Circuits

    CHAPTER 6 CLOCK CONTROLLER Clock Oscillator Circuits The clock oscillator circuit generates an internal clock with an oscillator connected to or a clock signal input to the clock oscillation pin. Clock Oscillator Circuit Using crystal and ceramic oscillators Connect crystal and ceramic oscillators as shown in Figure 6.9-1. Figure 6.9-1 Sample Connections of Crystal and Ceramic Oscillators Two-system clock product Single system clock product...

  • Page 91

    CHAPTER 6 CLOCK CONTROLLER Note: If you use only the main clock without using subclock oscillation on a two-system clock product and it enters subclock mode for some reason, there is no solution to recovering its operation as there is no clock supply available.

  • Page 92: Overview Of Prescaler

    CHAPTER 6 CLOCK CONTROLLER 6.10 Overview of Prescaler The prescaler generates the count clock source for various peripheral resources from the machine clock (MCLK) and the count clock output from the time-base timer. Prescaler The prescaler generates the count clock source for various peripheral resources from the machine clock (MCLK) that drives the CPU and the count clock (2 or 2 ) output from of the time-base timer.

  • Page 93: Configuration Of Prescaler

    CHAPTER 6 CLOCK CONTROLLER 6.11 Configuration of Prescaler Figure 6.11-1 is a block diagram of the prescaler. Prescaler Block Diagram Figure 6.11-1 Prescaler Block Diagram Prescaler 2/MCLK 4/MCLK Count Counter value 8/MCLK clock MCLK (machine clock) 5-bit source Output 16/MCLK counter control circuit 32/MCLK...

  • Page 94: Operating Explanation Of Prescaler

    CHAPTER 6 CLOCK CONTROLLER 6.12 Operating Explanation of Prescaler The prescaler generates count clock sources to individual peripheral resources. Operations of Prescaler The prescaler generates count clock sources from the frequency-divided version of the machine clock (MCLK) and buffered signals from the timebase timer (2 ) and supplies them to individual peripheral resources.

  • Page 95: Notes On Use Of Prescaler

    CHAPTER 6 CLOCK CONTROLLER 6.13 Notes on Use of Prescaler This section gives notes on using the prescaler. The prescaler uses the machine clock and timebase timer clock and operates continuously while these clocks are running. Accordingly, the operations of individual peripheral resources immediately after they are activated may involve an error of up to one cycle of the clock source captured by the resource, depending on the prescaler output value.

  • Page 96

    CHAPTER 6 CLOCK CONTROLLER...

  • Page 97: Chapter 7 Reset

    CHAPTER 7 RESET This section describes the reset operation. 7.1 Reset Operation 7.2 Reset Source Register (RSRR)

  • Page 98: Reset Operation

    CHAPTER 7 RESET Reset Operation When a reset factor occurs, the CPU stops the current execution immediately and enters the reset release wait state. When the device is released from the reset, the CPU reads mode data and the reset vector from internal ROM (mode fetch). When the power is turned on or when the device is released from a reset in subclock mode or stop mode, the CPU performs mode fetch after the oscillation stabilization wait time has passed.

  • Page 99

    CHAPTER 7 RESET Power-on reset/low-voltage detection reset A power-on reset is generated when the power is turned on. Some 5-V products have a low-voltage detection reset circuit integrated. The low-voltage detection reset circuit generates a reset if the power supply voltage falls below a predetermined level.

  • Page 100

    CHAPTER 7 RESET Overview of Reset Operation Figure 7.1-1 Reset Operation Flow Power-on reset/ External reset input low-voltage detection Software reset reset Watchdog reset Suppress resets during RAM access Suppress resets during RAM access During reset In subclock mode, or stop mode Subclock mode During operation in sub-PLL clock mode...

  • Page 101

    CHAPTER 7 RESET Note: Connect a pull-up resistor to those pins which remain at high impedance during a reset to prevent the devices the pins from malfunctioning.

  • Page 102: Reset Source Register (rsrr)

    CHAPTER 7 RESET Reset Source Register (RSRR) The reset source register indicates the source or factor causing a reset that has been generated. Configuration of Reset Source Register (RSRR) Figure 7.2-1 Reset Source Register (RSRR) Address Initial value Bit7 Bit6 Bit5 Bit4 Bit3...

  • Page 103: Chapter 7 Reset

    CHAPTER 7 RESET Table 7.2-1 Functions of Bits in Reset Source Register (RSRR) Bit Name Function The value read is always 0. bit7 Unused bits These bits are read-only. Any value written is meaningless. This bit is set to "1" to indicate that a hardware watchdog reset has occurred. HWDR: Otherwise, the bit retains the value existing before the reset occurred.

  • Page 104

    CHAPTER 7 RESET...

  • Page 105: Chapter 8 Interrupts

    CHAPTER 8 INTERRUPTS This chapter explains the interrupts. 8.1 Interrupts...

  • Page 106: Interrupts

    CHAPTER 8 INTERRUPTS Interrupts This section explains the interrupts. Overview of Interrupts The F MC-8FX family has 24 interrupt request input lines corresponding to peripheral resources, for each of which an interrupt level can be set independently. When a peripheral resource generates an interrupt request, the interrupt request is output to the interrupt controller.

  • Page 107

    CHAPTER 8 INTERRUPTS Table 8.1-1 Interrupt Requests and Interrupt Vectors Vector Table Address Priority for Equal-level Interrupt Bit in Interrupt Level Interrupt Request Requests Setting Register Upper Lower (Generated Simultaneously) FFFA FFFB IRQ0 L00 [1:0] Highest FFF8 FFF9 IRQ1 L01 [1:0] FFF6 FFF7 IRQ2...

  • Page 108: Interrupt Level Setting Registers (ilr0 To Ilr5)

    CHAPTER 8 INTERRUPTS 8.1.1 Interrupt Level Setting Registers (ILR0 to ILR5) The interrupt level setting registers (ILR0 to ILR5) contain 24 pairs of bits assigned for the interrupt requests from different peripheral resources. Each pair of bits (interrupt level setting bits as two-bit data) sets each interrupt level. Configuration of Interrupt Level Setting Registers (ILR0 to ILR5) Figure 8.1-1 Configuration of Interrupt Level Setting Registers Register...

  • Page 109: Interrupt Processing

    CHAPTER 8 INTERRUPTS 8.1.2 Interrupt Processing When an interrupt request is generated by a peripheral resource, the interrupt controller passes the interrupt level to the CPU. When the CPU is ready to accept interrupts, it temporarily halts the program currently being executed and executes an interrupt service routine.

  • Page 110

    CHAPTER 8 INTERRUPTS (1) Any interrupt request is disabled immediately after a reset. In the peripheral resource initialization program, initialize those peripheral resources which generate interrupts and set their interrupt levels in their respective interrupt level setting registers (ILR0 to ILR5) before starting operating the peripheral resources.

  • Page 111: Nested Interrupts

    CHAPTER 8 INTERRUPTS 8.1.3 Nested Interrupts You can set different interrupt levels for two or more interrupt requests from peripheral resources in the interrupt level setting registers (ILR0 to ILR5) to process the nested interrupts. Nested Interrupts If an interrupt request of higher-priority interrupt level occurs while an interrupt service routine is being executed, the CPU halts processing of the current interrupt and accepts the higher-priority interrupt request.

  • Page 112: Interrupt Processing Time

    CHAPTER 8 INTERRUPTS 8.1.4 Interrupt Processing Time The time between an interrupt request being generated and control being passed to the interrupt processing routine is equal to the sum of the time until the currently executing instruction completes and the interrupt handling time (time required to initiate interrupt processing).

  • Page 113: Stack Operations During Interrupt Processing

    CHAPTER 8 INTERRUPTS 8.1.5 Stack Operations During Interrupt Processing This section describes how registers are saved and restored during interrupt processing. Stack Operation at the Start of Interrupt Processing Once the CPU accepts an interrupt, it automatically saves the current program counter (PC) and program status (PS) values onto a stack.

  • Page 114: Interrupt Processing Stack Area

    CHAPTER 8 INTERRUPTS 8.1.6 Interrupt Processing Stack Area The stack area in RAM is used for interrupt processing. The stack pointer (SP) contains the start address of the stack area. Interrupt Processing Stack Area The stack area is also used to save and restore the program counter (PC) when subroutine call (CALL) or vector call (CALLV) instructions are executed and to temporarily save and restore the registers via the PUSHW and POPW instructions.

  • Page 115: Chapter 9 I/o Port

    CHAPTER 9 I/O PORT This chapter describes the functions and operations of the I/O ports. 9.1 Overview of I/O Ports 9.2 Port 0 9.3 Port 1 9.4 Port 4 9.5 Port 5 9.6 Port 6 9.7 Port 9 9.8 Port A 9.9 Port B 9.10 Port C 9.11 Port E...

  • Page 116: Overview Of I/o Ports

    CHAPTER 9 I/O PORT Overview of I/O Ports I/O ports are used to control general-purpose I/O pins. Overview of I/O Ports The I/O port has functions to output data from the CPU and load inputted signals into the CPU, via the port data register (PDR).

  • Page 117

    CHAPTER 9 I/O PORT R/W: Readable/writable (Read value is the same as the write value.) R, RM/W: Readable/writable (Read value is different from write value, write value is read by read-modify-write instruction.)

  • Page 118: Port

    CHAPTER 9 I/O PORT Port 0 Port 0 is a general-purpose I/O port. This section focuses on functions as a general-purpose I/O port. See the chapters on each peripheral function for details about peripheral functions. Port 0 Configuration Port 0 is made up of the following elements. •...

  • Page 119

    CHAPTER 9 I/O PORT Block Diagram of Port 0 Figure 9.2-1 Block Diagram of Port 0 (Except P06 and P07) A/D analog input Peripheral function input Peripheral function input enable Hysteresis Pull-up PDR read Automotive PDR write At bit operation instruction DDR read DDR write Stop, watch (SPL=1)

  • Page 120: Port 0 Registers

    CHAPTER 9 I/O PORT 9.2.1 Port 0 Registers This section describes the port 0 registers. Port 0 Register Function Table 9.2-2 lists the port 0 register functions. Table 9.2-2 Port 0 Register Function Register Data Read Read read-modify-write Write name As output port, outputs Pin state is "L"...

  • Page 121: Operations Of Port 0

    CHAPTER 9 I/O PORT 9.2.2 Operations of Port 0 This section describes the operations of port 0. Operations of Port 0 Operation as an output port • Setting the corresponding DDR bit to "1" sets a pin as an output port. •...

  • Page 122

    CHAPTER 9 I/O PORT Operation in stop mode and watch mode • If the pin state specification bit in the standby control register (STBC:SPL) is set to "1" when the device switches to stop or watch mode, the pin is set forcibly to the high-impedance state regardless of the DDR value.

  • Page 123

    CHAPTER 9 I/O PORT Port 1 Port 1 is a general-purpose I/O port. This section focuses on functions as a general-purpose I/O port. See the chapters on each peripheral function for details about peripheral functions. Port 1 Configuration Port 1 is made up of the following elements. •...

  • Page 124

    CHAPTER 9 I/O PORT Block Diagram of Port 1 Figure 9.3-1 Block Diagram of Port1 (For P10) Peripheral function input Peripheral function input enable Hysteresis Pull-up Automotive PDR read CMOS PDR write In bit operation instruction DDR read DDR write Stop, Watch (SPL=1) PUL read PUL write...

  • Page 125

    CHAPTER 9 I/O PORT Figure 9.3-3 Block Diagram of Port1 (For P13 and P14)) Peripheral function input Peripheral function input enable Peripheral function output enable Peripheral function output Hysteresis PDR read Automotive PDR write Only P13 is selectable. In bit operation instruction DDR read DDR write Stop, Watch (SPL=1)

  • Page 126: Port 1 Registers

    CHAPTER 9 I/O PORT 9.3.1 Port 1 Registers This section describes the port 1 registers. Port 1 Register Function Table 9.3-2 lists the port 1 register functions. Table 9.3-2 Port 1 Register Function Register Data Read Read read-modify-write Write name As output port, outputs Pin state is "L"...

  • Page 127: Operations Of Port 1

    CHAPTER 9 I/O PORT 9.3.2 Operations of Port 1 This section describes the operations of port 1. Operations of Port 1 Operation as an output port • Setting the corresponding DDR bit to "1" sets a pin as an output port. •...

  • Page 128

    CHAPTER 9 I/O PORT Operation in stop mode and watch mode • If the pin state specification bit in the standby control register (STBC:SPL) is set to "1" when the device switches to stop or watch mode, the pin is set forcibly to the high-impedance state regardless of the DDR value.

  • Page 129

    CHAPTER 9 I/O PORT Port 4 Port 4 is a general-purpose I/O port. This section focuses on functions as a general-purpose I/O port. See the chapters on each peripheral function for details about peripheral functions. Port 4 Configuration Port 4 is made up of the following elements. •...

  • Page 130

    CHAPTER 9 I/O PORT Block Diagram of Port 4 Figure 9.4-1 Block Diagram of Port 4 Peripheral function output enable Peripheral function output Hysteresis PDR read Automotive PDR write In bit operation instruction DDR read DDR write Stop, Watch (SPL=1) ILSR2 read ILSR2 ILSR2 write...

  • Page 131: Port 4 Registers

    CHAPTER 9 I/O PORT 9.4.1 Port 4 Registers This section describes the port 4 registers. Port 4 Register Function "Table 9.4-2 Port 4 Register Function" lists the port 4 register functions. Table 9.4-2 Port 4 Register Function Register Data Read Read read-modify-write Write name...

  • Page 132: Operations Of Port 4

    CHAPTER 9 I/O PORT 9.4.2 Operations of Port 4 This section describes the operations of port 4. Operations of Port 4 Operation as an output port • Setting the corresponding DDR bit to "1" sets a pin as an output port. •...

  • Page 133

    CHAPTER 9 I/O PORT Table 9.4-4 shows the pin states of the port. Table 9.4-4 Pin State of Port 4 Normal operation Operating Sleep Stop (SPL=1) At reset state Stop (SPL=0) Watch (SPL=1) Watch (SPL=0) Hi-Z I/O port/ Hi-Z Pin state (the pull-up setting is enabled) analog input Input disabled*...

  • Page 134

    CHAPTER 9 I/O PORT Port 5 Port 5 is a general-purpose I/O port. This section focuses on functions as a general-purpose I/O port. See the chapters on each peripheral function for details about peripheral functions. Port 5 Configuration Port 5 is made up of the following elements. •...

  • Page 135

    CHAPTER 9 I/O PORT Block Diagram of Port 5 Figure 9.5-1 Block Diagram of Port 5 Peripheral function input Peripheral function input enable Peripheral function output enable Automotive Peripheral function output Hysteresis PDR read CMOS PDR write In bit operation instruction DDR read DDR write Stop, Watch (SPL=1)

  • Page 136: Port 5 Registers

    CHAPTER 9 I/O PORT 9.5.1 Port 5 Registers This section describes the port 5 registers. Port 5 Register Function Table 9.7-2 lists the port 5 register functions. Table 9.5-2 Port 5 Register Function Register Data Read Read read-modify-write Write name As output port, outputs Pin state is "L"...

  • Page 137: Operations Of Port 5

    CHAPTER 9 I/O PORT 9.5.2 Operations of Port 5 This section describes the operations of port 5. Operations of Port 5 Operation as an output port • Setting the corresponding DDR bit to "1" sets a pin as an output port. •...

  • Page 138

    CHAPTER 9 I/O PORT Operation in stop mode and watch mode • If the pin state specification bit in the standby control register (STBC:SPL) is set to "1" when the device switches to stop or watch mode, the pin is set forcibly to the high-impedance state regardless of the DDR value.

  • Page 139

    CHAPTER 9 I/O PORT Port 6 Port 6 is a general-purpose I/O port. This section focuses on functions as a general-purpose I/O port. See the chapters on each peripheral function for details about peripheral functions. Port 6 Configuration Port 6 is made up of the following elements. •...

  • Page 140

    CHAPTER 9 I/O PORT Block Diagram of Port 6 Figure 9.6-1 Block Diagram of Port 6 LCD output Peripheral function input Peripheral function input enable LCD output enable Peripheral function output enable Peripheral function output Hysteresis PDR read Automotive PDR write In bit operation instruction DDR read DDR write...

  • Page 141: Port 6 Registers

    CHAPTER 9 I/O PORT 9.6.1 Port 6 Registers This section describes the port 6 registers. Port 6 Register Function Table 9.6-2 lists the port 6 register functions. Table 9.6-2 Port 6 Register Function Register Data Read Read read-modify-write Write name As output port, outputs Pin state is "L"...

  • Page 142: Operations Of Port 6

    CHAPTER 9 I/O PORT 9.6.2 Operations of Port 6 This section describes the operations of port 6. Operations of Port 6 Operation as an output port • Setting the corresponding DDR bit to "1" sets a pin as an output port. •...

  • Page 143

    CHAPTER 9 I/O PORT Operation in stop mode and watch mode • If the pin state specification bit in the standby control register (STBC:SPL) is set to "1" when the device switches to stop or watch mode, the pin is set forcibly to the high-impedance state regardless of the DDR value.

  • Page 144

    CHAPTER 9 I/O PORT Port 9 Port 9 is a general-purpose I/O port. This section focuses on functions as a general-purpose I/O port. See the chapters on each peripheral function for details about peripheral functions. Port 9 Configuration Port 9 is made up of the following elements. •...

  • Page 145

    CHAPTER 9 I/O PORT Block Diagram of Port 9 Figure 9.7-1 Block Diagram of Port 9 Peripheral function input Peripheral function output enable Peripheral function output Hysteresis Pull-up Automotive PDR read Selectalbe only P94 and P95 PDR write In bit operation instruction DDR read DDR write Stop, Watch (SPL=1)

  • Page 146: Port 9 Registers

    CHAPTER 9 I/O PORT 9.7.1 Port 9 Registers This section describes the port 9 registers. Port 9 Register Function Table 9.7-2 lists the port 9 register functions. Table 9.7-2 Port 9 Register Function Register Data Read Read read-modify-write Write name As output port, outputs Pin state is "L"...

  • Page 147: Operations Of Port 9

    CHAPTER 9 I/O PORT 9.7.2 Operations of Port 9 This section describes the operations of port 9. Operations of Port 9 Operation as an output port • Setting the corresponding DDR bit to "1" sets a pin as an output port. •...

  • Page 148

    CHAPTER 9 I/O PORT Operation of the input level selection register • Writing "1" to the bit6 of ILSR2 changes Port 9 from the hysteresis input level to the automotive input level. When the bit6 of ILSR2 is "0", it should be the hysteresis input level. Table 9.7-4 shows the pin states of the port Table 9.7-4 Pin State of Port 9 Normal operation...

  • Page 149

    CHAPTER 9 I/O PORT Port A Port A is a general-purpose I/O port. This section focuses on functions as a general-purpose I/O port. See the chapters on each peripheral function for details about peripheral functions. Port A Configuration Port A is made up of the following elements. •...

  • Page 150

    CHAPTER 9 I/O PORT Block Diagram of Port A Figure 9.8-1 Block Diagram of Port A LCD output LCD enable Hysteresis PDR read Automotive PDR write At bit operation instruction DDR read DDR write Stop, watch (SPL=1) ILSR2 read ILSR2 ILSR2 write...

  • Page 151: Port A Registers

    CHAPTER 9 I/O PORT 9.8.1 Port A Registers This section describes the port A registers. Port A Register Function Table 9.8-2 lists the port A register functions. Table 9.8-2 Port A Register Function Register Data Read Read read-modify-write Write name As output port, outputs Pin state is "L"...

  • Page 152: Operations Of Port A

    CHAPTER 9 I/O PORT 9.8.2 Operations of Port A This section describes the operations of port A. Operations of Port A Operation as an output port • Setting the corresponding DDR bit to "1" sets a pin as an output port. •...

  • Page 153

    CHAPTER 9 I/O PORT Table 9.8-4 shows the pin states of the port Table 9.8-4 Pin State of Port A Normal operation Operating Sleep Stop (SPL=1) At reset state Stop (SPL=0) Watch (SPL=1) Watch (SPL=0) I/O port/peripheral Hi-Z Hi-Z Pin state function I/O Input cutoff Input disabled*...

  • Page 154

    CHAPTER 9 I/O PORT Port B Port B is a general-purpose I/O port. This section focuses on functions as a general-purpose I/O port. See the chapters on each peripheral function for details about peripheral functions. Port B Configuration Port B is made up of the following elements. •...

  • Page 155

    CHAPTER 9 I/O PORT Block Diagram of Port B Figure 9.9-1 Block Diagram of Port B LCD output Peripheral function input LCD enable Peripheral function input enable Peripheral function output Peripheral function output enable Hysteresis PDR read Automotive PDR write At bit operation instruction Selectable only PB0 DDR read...

  • Page 156: Port B Registers

    CHAPTER 9 I/O PORT 9.9.1 Port B Registers This section describes the port B registers. Port B Register Function Table 9.9-2 lists the port B register functions. Table 9.9-2 Port B Register Function Register Data Read Read read-modify-write Write name As output port, outputs Pin state is "L"...

  • Page 157: Operations Of Port B

    CHAPTER 9 I/O PORT 9.9.2 Operations of Port B This section describes the operations of port B. Operations of Port B Operation as an output port • Setting the corresponding DDR bit to "1" sets a pin as an output port. •...

  • Page 158

    CHAPTER 9 I/O PORT • As with input port, when a pin jointly used for LCD is used as another peripheral function input,configure it as an input port. • When a PDR register is read, the value of the pin can be read, regardless of whether the peripheral function uses an input pin.

  • Page 159

    CHAPTER 9 I/O PORT 9.10 Port C Port C is a general-purpose I/O port. This section focuses on functions as a general-purpose I/O port. See the chapters on each peripheral function for details about peripheral functions. Port C Configuration Port C is made up of the following elements. •...

  • Page 160

    CHAPTER 9 I/O PORT Block Diagram of Port C Figure 9.10-1 Block Diagram of Port C LCD output LCD enable Peripheral function input Peripheral function input enable Hysteresis PDR read Automotive PDR write In bit operation instruction DDR read DDR write Stop, Watch (SPL=1) ILSR3 read ILSR3...

  • Page 161: Port C Registers

    CHAPTER 9 I/O PORT 9.10.1 Port C Registers This section describes the port C registers. Port C Register Function Table 9.10-2 lists the port C register functions. Table 9.10-2 Port C Register Function Register Data Read Read read-modify-write Write name As output port, outputs Pin state is "L"...

  • Page 162: Operations Of Port C

    CHAPTER 9 I/O PORT 9.10.2 Operations of Port C This section describes the operations of port C. Operations of Port C Operation as an output port • Setting the corresponding DDR bit to "1" sets a pin as an output port. •...

  • Page 163

    CHAPTER 9 I/O PORT port. • As with input port, when a pin jointly used for LCD is used as another peripheral function input,configure it as an input port. • When a PDR register is read, the value of the pin can be read, regardless of whether the peripheral function uses an input pin.

  • Page 164

    CHAPTER 9 I/O PORT 9.11 Port E Port E is a general-purpose I/O port. This section focuses on functions as a general-purpose I/O port. See the chapters on each peripheral function for details about peripheral functions. Port E Configuration Port E is made up of the following elements. •...

  • Page 165

    CHAPTER 9 I/O PORT Block Diagram of Port E Figure 9.11-1 Block Diagram of Port E LCD output Peripheral function input LCD enable Peripheral function input enable Hysteresis PDR read Automotive PDR write At bit operation instruction DDR read DDR write Stop, watch (SPL=1) ILSR3 read ILSR3...

  • Page 166: Port E Registers

    CHAPTER 9 I/O PORT 9.11.1 Port E Registers This section describes the port E registers. Port E Register Function Table 9.11-2 lists the port E register functions. Table 9.11-2 Port E Register Function Register Data Read Read read-modify-write Write name As output port, outputs Pin state is "L"...

  • Page 167: Operations Of Port E

    CHAPTER 9 I/O PORT 9.11.2 Operations of Port E This section describes the operations of port E. Operations of Port E Operation as an output port • Setting the corresponding DDR bit to "1" sets a pin as an output port. •...

  • Page 168

    CHAPTER 9 I/O PORT Behavior during LCDC segment output • Sets the DDR register bit corresponding to the LCDC segment output pin to "0". • Prohibit output in pins jointly used by other peripheral functions. • In the LCDC enable registers (LCDCE 1 to 6), select all common pins and segment pins you will use. Operation of the input level selection register •...

  • Page 169: Chapter 10 Timebase Timer

    CHAPTER 10 TIMEBASE TIMER This chapter describes the functions and operations of the timebase timer. 10.1 Overview of Timebase Timer 10.2 Configuration of Timebase Timer 10.3 Registers of the Timebase Timer 10.4 Interrupts of Timebase Timer 10.5 Explanation of Timebase Timer Operations and Setup Procedure Example 10.6 Precautions when Using Timebase Timer...

  • Page 170: Overview Of Timebase Timer

    CHAPTER 10 TIMEBASE TIMER 10.1 Overview of Timebase Timer The timebase timer is a 22-bit free-run down-counting counter which is synchronized with the main clock divided by two. The timebase timer has an interval timer function which can repeatedly generate interrupt requests at regular intervals. Interval Timer Function The interval timer function repeatedly generates interrupt requests at regular intervals by using the main clock divided by two as the count clock.

  • Page 171

    CHAPTER 10 TIMEBASE TIMER Function of Clock Supply The clock supply function of the timebase timer provides the timer output for generating the main clock oscillation stabilization wait time and supplies the operating clock to the watchdog timer and to the prescaler used by some peripheral functions.

  • Page 172: Configuration Of Timebase Timer

    CHAPTER 10 TIMEBASE TIMER 10.2 Configuration of Timebase Timer The timebase timer consists of the following blocks: • Timebase timer counter • Counter clear circuit • Interval timer selector • Timebase timer control register (TBTC) Block Diagram of Timebase Timer Figure 10.2-1 Block Diagram of Timebase Timer Timebase timer counter To prescaler...

  • Page 173

    CHAPTER 10 TIMEBASE TIMER Timebase timer counter 22-bit down-counter that uses the main clock divided by two as the count clock Counter clear circuit This circuit controls clearing of the timebase counter. Interval timer selector This circuit selects the one bit from four bits in the 22 bits that make up the timebase timer counter to use the interval timer.

  • Page 174

    CHAPTER 10 TIMEBASE TIMER...

  • Page 175: Registers Of The Timebase Timer

    CHAPTER 10 TIMEBASE TIMER 10.3 Registers of the Timebase Timer Figure 10.3-1 shows the register of the timebase timer. Register of the Timebase Timer Figure 10.3-1 Register of the Timebase Timer Timebase timer control register Address bit7 bit6 bit5 bit4 bit3 bit2 bit1...

  • Page 176: Timebase Timer Control Register (tbtc)

    CHAPTER 10 TIMEBASE TIMER 10.3.1 Timebase Timer Control Register (TBTC) The timebase timer control register (TBTC) selects the interval time, clears the counter, controls interrupts and checks the status. Timebase Timer Control Register (TBTC) Figure 10.3-2 Timebase Timer Control Register (TBTC) Initial value Address bit7...

  • Page 177

    CHAPTER 10 TIMEBASE TIMER Table 10.3-1 Functional Description of Each Bit of Timebase Timer Control Register (TBTC) Bit name Function Set to "1" when interval time selected by the timebase timer elapses. TBIF: • Interrupt request is outputted when this bit and the timebase timer interrupt request enable bit Timebase timer (TBIE) are set to "1".

  • Page 178: Interrupts Of Timebase Timer

    CHAPTER 10 TIMEBASE TIMER 10.4 Interrupts of Timebase Timer An interrupt request is triggered when the interval time selected by the timebase timer elapses (interval timer function). Interrupt when Interval Function is in Operation When the timebase timer counter counts down using the internal count clock and the selected timebase timer counter underflows, the timebase timer interrupt request flag bit (TBTC:TBIF) is set to "1".

  • Page 179

    CHAPTER 10 TIMEBASE TIMER Register and Vector Table for Interrupts of Timebase Timer Table 10.4-2 Register and Vector Table for Interrupts of Timebase Timer Interrupt level setup register Vector table address Interrupt Interrupt source request No. Register Setting bit Upper Lower FFD4 FFD5...

  • Page 180: Explanation Of Timebase Timer Operations And Setup Procedure Example

    CHAPTER 10 TIMEBASE TIMER 10.5 Explanation of Timebase Timer Operations and Setup Procedure Example This section describes the operations of the interval timer function of the timebase timer. Operations of Timebase Timer The counter of the timebase timer is initialized to "3FFFFF" after a reset and starts counting while being synchronized with the main clock divided by two.

  • Page 181

    CHAPTER 10 TIMEBASE TIMER The counter of the timebase timer is also cleared and stops the operation if a reset occurs while the main clock is still running after the main clock oscillation stabilization wait time has elapsed. The counter, however, continues to operate during a reset if a count is required for the oscillation stabilization wait time.

  • Page 182

    CHAPTER 10 TIMEBASE TIMER Setup Procedure Example Initial Setting The timebase timer is set up in the following procedure: 1) Disable interrupts. (TBTC:TBIE = 0) 2) Set the interval time. (TBTC:TBC1, 0) 3) Enable interrupts. (TBTC:TBIE = 1) 4) Clear the counter. (TBTC:TCLR = 1) Processing interrupts 1) Clear the interrupt request flag.

  • Page 183: Precautions When Using Timebase Timer

    CHAPTER 10 TIMEBASE TIMER 10.6 Precautions when Using Timebase Timer Care must be taken for the following points when using the timebase timer. Precautions when Using Timebase Timer When setting the timer by program The timer cannot be recovered from interrupt processing, when the timebase timer interrupt request flag bit (TBTC:TBIF) is set to "1"...

  • Page 184

    CHAPTER 10 TIMEBASE TIMER...

  • Page 185: Chapter 11 Watchdog Timer

    CHAPTER 11 WATCHDOG TIMER This chapter describes the functions and operations of the watchdog timer. 11.1 Overview of Watchdog Timer 11.2 Configuration of Watchdog Timer 11.3 Registers of the Watchdog Timer 11.4 Explanation of Watchdog Timer Operations and Setup Procedure Example 11.5 Precautions when Using Watchdog Timer...

  • Page 186: Overview Of Watchdog Timer

    CHAPTER 11 WATCHDOG TIMER 11.1 Overview of Watchdog Timer The watchdog timer serves as a counter used to prevent programs from running out of control. Watchdog Timer Function The watchdog timer functions as a counter used to prevent programs from running out of control. Once the watchdog timer is activated, its counter needs to be cleared at specified intervals regularly.

  • Page 187: Configuration Of Watchdog Timer

    CHAPTER 11 WATCHDOG TIMER 11.2 Configuration of Watchdog Timer The watchdog timer consists of the following blocks: • Count clock selector • Watchdog timer counter • Reset control circuit • Watchdog timer clear selector • Counter clear control circuit • Watchdog timer control register (WDTC) Block Diagram of Watchdog Timer Figure 11.2-1 Block Diagram of Watchdog Timer Watchdog timer control register (WDTC)

  • Page 188

    CHAPTER 11 WATCHDOG TIMER Count clock selector This selector selects the count clock of the watchdog timer counter. Watchdog timer counter This is a 1-bit counter that uses the output of either the timebase timer or watch prescaler as the count clock.

  • Page 189: Registers Of The Watchdog Timer

    CHAPTER 11 WATCHDOG TIMER 11.3 Registers of the Watchdog Timer Figure 11.3-1 shows the register of the watchdog timer. Register of The Watchdog Timer Figure 11.3-1 Register of The Watchdog Timer Watchdog timer control register (WDTC) Address bit7 bit6 bit5 bit4 bit3 bit2...

  • Page 190: Watchdog Timer Control Register (wdtc)

    CHAPTER 11 WATCHDOG TIMER 11.3.1 Watchdog Timer Control Register (WDTC) The watchdog timer control register (WDTC) activates or clears the watchdog timer. Watchdog Timer Control Register (WDTC) Figure 11.3-2 Watchdog Timer Control Register (WDTC) Address Initial value bit7 bit6 bit5 bit4 bit3 bit2...

  • Page 191

    CHAPTER 11 WATCHDOG TIMER Table 11.3-1 Functional Description of Each Bit of Watchdog Timer Control Register (WDTC) Bit name Function These bits select the count clock of the watchdog timer. Count clock switch bits Output cycle of timebase timer ( Output cycle of timebase timer ( Output cycle of watch prescaler ( CS1, CS0:...

  • Page 192: Explanation Of Watchdog Timer Operations And Setup Procedure Example

    CHAPTER 11 WATCHDOG TIMER 11.4 Explanation of Watchdog Timer Operations and Setup Procedure Example The watchdog timer generates a watchdog reset when the watchdog timer counter overflows. Operations of Watchdog Timer How to activate the watchdog timer • The timer of the watchdog timer is activated when "0101 "...

  • Page 193

    CHAPTER 11 WATCHDOG TIMER Interval time The interval time varies depending on the timing for clearing the watchdog timer. Figure 11.4-1 shows the correlation between the clearing timing of the watchdog timer and the interval time when the timebase timer output 2 : main clock) is selected as the count clock (main clock = 4MHz).

  • Page 194: Precautions When Using Watchdog Timer

    CHAPTER 11 WATCHDOG TIMER 11.5 Precautions when Using Watchdog Timer Care must be taken for the following points when using the watchdog timer. Precautions when Using Watchdog Timer Stopping the watchdog timer Once activated, the watchdog timer cannot be stopped until a reset is generated. Selecting the count clock The count clock switch bits (WDTC:CS1,0) can be rewritten only when the watchdog control bits (WDTC:WTE3 to WTE0) are set to "0101...

  • Page 195: Chapter 12 Hardware Watchdog Timer

    CHAPTER 12 HARDWARE WATCHDOG TIMER This chapter describes the functions and operations of the hardware watchdog timer. 12.1 Overview of Hardware Watchdog Timer 12.2 Configuration of Hardware Watchdog Timer 12.3 Registers of the Hardware Watchdog Timer 12.4 Explanation of Hardware Watchdog Timer Operations and Setup Procedure Example 12.5 Precautions when Using Hardware Watchdog Timer...

  • Page 196: Overview Of Hardware Watchdog Timer

    CHAPTER 12 HARDWARE WATCHDOG TIMER 12.1 Overview of Hardware Watchdog Timer The hardware watchdog timer serves as a counter used to prevent programs from running out of control. Hardware Watchdog Timer Function The hardware watchdog timer functions as a counter used to prevent programs from running out of control. Once the hardware watchdog timer is activated, its counter needs to be cleared at specified intervals regularly.

  • Page 197: Configuration Of Hardware Watchdog Timer

    CHAPTER 12 HARDWARE WATCHDOG TIMER 12.2 Configuration of Hardware Watchdog Timer The hardware watchdog timer consists of the following blocks: • Hardware watchdog timer counter • Reset control circuit • Hardware watchdog timer clear selector • Counter clear control circuit •...

  • Page 198

    CHAPTER 12 HARDWARE WATCHDOG TIMER RC oscillator prescalar The RC oscillator prescaler divides the RC oscillator frequency by 2 times. Hardware watchdog timer counter This is a 1-bit counter that uses the output of RC oscillator prescalar as the count clock. Reset control circuit This circuit generates a reset signal when the hardware watchdog timer counter overflows.

  • Page 199: Registers Of The Hardware Watchdog Timer

    CHAPTER 12 HARDWARE WATCHDOG TIMER 12.3 Registers of the Hardware Watchdog Timer Figure 12.3-1 shows the register of the hardware watchdog timer. Register of The Hardware Watchdog Timer Figure 12.3-1 Register of The Hardware Watchdog Timer Hardware Watchdog timer control register (HWDC) Address bit7 bit6...

  • Page 200: Hardware Watchdog Timer Control Register (hwdc)

    CHAPTER 12 HARDWARE WATCHDOG TIMER 12.3.1 Hardware Watchdog Timer Control Register (HWDC) The hardware watchdog timer control register (HWDC) activates or clears the hardware watchdog timer. Hardware Watchdog Timer Control Register (HWDC) Figure 12.3-2 Hardware Watchdog Timer Control Register (HWDC) Address Initial value bit7...

  • Page 201

    CHAPTER 12 HARDWARE WATCHDOG TIMER Table 12.3-1 Functional Description of Each Bit of Hardware Watchdog Timer Control Register (HWDC) Bit name Function These bits are not used. bit7 Unused bits • The read value is "00". bit6 • Write has no effect on operation. These bits are reserved.

  • Page 202: Explanation Of Hardware Watchdog Timer Operations And Setup Procedure Example

    CHAPTER 12 HARDWARE WATCHDOG TIMER 12.4 Explanation of Hardware Watchdog Timer Operations and Setup Procedure Example The hardware watchdog timer generates a hardware watchdog reset when the hardware watchdog timer counter overflows. Operations of Hardware Watchdog Timer How to activate the hardware watchdog timer •...

  • Page 203

    CHAPTER 12 HARDWARE WATCHDOG TIMER Interval time The interval time varies depending on the timing for clearing the hardware watchdog timer. Figure 12.4-1 shows the correlation between the clearing timing of the hardware watchdog timer and the interval time. Figure 12.4-1 Clearing Timing and Interval Time of hardware watchdog Timer Minimum time 327ms (MAX)/655ms(TYP) RC oscillator...

  • Page 204: Precautions When Using Hardware Watchdog Timer

    CHAPTER 12 HARDWARE WATCHDOG TIMER 12.5 Precautions when Using Hardware Watchdog Timer Care must be taken for the following points when using the hardware watchdog timer. Precautions when Using Hardware Watchdog Timer Stopping the hardware watchdog timer Hareware watchdog is activated after reset. Once activated, the hardware watchdog timer cannot be stopped until a reset is generated.

  • Page 205: Chapter 13 Watch Prescaler

    CHAPTER 13 WATCH PRESCALER This chapter describes the functions and operations of the watch prescaler. 13.1 Overview of Watch Prescaler 13.2 Configuration of Watch Prescaler 13.3 Registers of the Watch Prescaler 13.4 Interrupts of Watch Prescaler 13.5 Explanation of Watch Prescaler Operations and Setup Procedure Example 13.6 Precautions when Using Watch Prescaler 13.7 Sample Programs for Watch Prescaler...

  • Page 206: Overview Of Watch Prescaler

    CHAPTER 13 WATCH PRESCALER 13.1 Overview of Watch Prescaler The watch prescaler is a 15-bit down-counting, free-run counter, which is synchronized with the subclock divided by two. It has an interval timer function that continuously generates interrupt requests at regular intervals. Interval Timer Function The interval timer function continuously generates interrupt requests at regular intervals, using the subclock divided by two as its count clock.

  • Page 207: Configuration Of Watch Prescaler

    CHAPTER 13 WATCH PRESCALER 13.2 Configuration of Watch Prescaler The watch prescaler consists of the following blocks: • Watch prescaler counter • Counter clear circuit • Interval timer selector • Watch prescaler control register (WPCR) Block Diagram of Watch Prescaler Figure 13.2-1 Block Diagram of Watch Prescaler To oscillation stabilization wait timer of subclosk, watchdog timer, watch counter...

  • Page 208

    CHAPTER 13 WATCH PRESCALER Watch prescaler counter (counter) This is a 15-bit down-counter that uses the subclock divided by two as its count clock. Counter clear circuit This circuit controls the clearing of the watch prescaler. Interval timer selector This circuit selects one out of the four bits used for the interval timer among 15 bits available in the watch prescaler counter.

  • Page 209: Registers Of The Watch Prescaler

    CHAPTER 13 WATCH PRESCALER 13.3 Registers of the Watch Prescaler Figure 13.3-1 shows the register of the watch prescaler. Register of the Watch Prescaler Figure 13.3-1 Register of the Watch Prescaler Watch Prescaler Control Register (WDTC) Address bit7 bit6 bit5 bit4 bit3 bit2...

  • Page 210: Watch Prescaler Control Register (wpcr)

    CHAPTER 13 WATCH PRESCALER 13.3.1 Watch Prescaler Control Register (WPCR) The watch prescaler control register (WPCR) is a register used to select the interval time, clear the counter, control interrupts and check the status. Watch Prescaler Control Register (WPCR) Figure 13.3-2 Watch Prescaler Control Register (WPCR) Address bit7 Initial value...

  • Page 211

    CHAPTER 13 WATCH PRESCALER Table 13.3-1 Functional Description of Each Bit of Watch Prescaler Control Register (WPCR) Bit name Function This bit becomes "1" when the selected interval time of the watch prescaler has elapsed. • Interrupt requests are generated when this bit and the interrupt request enable bit (WTIE) are set to WTIF: "1".

  • Page 212: Interrupts Of Watch Prescaler

    CHAPTER 13 WATCH PRESCALER 13.4 Interrupts of Watch Prescaler An interrupt request is generated when the selected interval time of the watch prescaler has elapsed (interval timer function). Interrupts in Operation of Interval Timer Function (Watch Interrupts) In any mode other than the main stop mode, the watch interrupt request flag bit is set to "1" (WPCR:WTIF = 1), when the watch prescaler counter counts up by using the source oscillation of the subclock and the time of the interval timer has elapsed.

  • Page 213

    CHAPTER 13 WATCH PRESCALER Note: If the interval time set for the watch prescaler is shorter than the oscillation stabilization wait time of the subclock, an interrupt request of the watch prescaler is generated during the oscillation stabilization wait time of the subclock required for recovery by an external interrupt upon the transition from the subclock mode or the sub PLL clock mode to the stop mode.

  • Page 214: Explanation Of Watch Prescaler Operations And Setup Procedure Example

    CHAPTER 13 WATCH PRESCALER 13.5 Explanation of Watch Prescaler Operations and Setup Procedure Example The watch prescaler operates as an interval timer. Operations of Interval Timer Function (Watch Prescaler) The counter of the watch prescaler continues to count down using the subclock divided by two as its count clock as long as the subclock oscillates.

  • Page 215

    CHAPTER 13 WATCH PRESCALER Figure 13.5-1 Operating Examples of Watch Prescaler Counter value (count down) 7FFF Count value detected in WATR:SWT3, 2, 1, 0 Count value detected in WPCR:WTC1, 0 Interval cycle (WPCR:WTC1, 0 = 11B) 0000 Subclock oscillation Subclock oscillation Clear by transferring 4) Counter clear stabilization wait time...

  • Page 216: Precautions When Using Watch Prescaler

    CHAPTER 13 WATCH PRESCALER 13.6 Precautions when Using Watch Prescaler Shown below are the precautions that must be followed when using the watch prescaler. The watch prescaler cannot be used in single system clock option product. Precautions when Using Watch Prescaler When setting the prescaler by program The prescaler cannot be recovered from interrupt processing when the watch interrupt request flag bit (WPCR:WTIF) is set to "1"...

  • Page 217: Sample Programs For Watch Prescaler

    CHAPTER 13 WATCH PRESCALER 13.7 Sample Programs for Watch Prescaler We provide sample programs that can be used to operate the watch prescaler. Sample Programs for Watch Prescaler For information about sample programs for the watch prescaler, refer to " Sample programs"...

  • Page 218

    CHAPTER 13 WATCH PRESCALER...

  • Page 219: Chapter 14 Watch Counter

    CHAPTER 14 WATCH COUNTER This chapter describes the functions and operations of the watch counter. 14.1 Overview of Watch Counter 14.2 Configuration of Watch Counter 14.3 Registers of Watch Counter 14.4 Interrupts of Watch Counter 14.5 Explanation of Watch Counter Operations and Setup Procedure Example 14.6 Precautions when Using Watch Counter 14.7 Sample Programs for Watch Counter...

  • Page 220: Overview Of Watch Counter

    CHAPTER 14 WATCH COUNTER 14.1 Overview of Watch Counter The watch counter can generate interrupt requests ranging from min. 125ms to max. 63s intervals. Watch Counter The watch counter performs counting for the number of times specified in the register by using the selected count clock and generates an interrupt request.

  • Page 221: Configuration Of Watch Counter

    CHAPTER 14 WATCH COUNTER 14.2 Configuration of Watch Counter Figure 14.2-1 shows the block diagram of the watch counter. Block Diagram of Watch Counter Figure 14.2-1 Block Diagram of Watch Counter Watch counter control register (WCSR) ISEL WCFLG CTR5 CTR4 CTR3 CTR2 CTR1 CTR0 Interrupt of...

  • Page 222

    CHAPTER 14 WATCH COUNTER Counter This is a 6-bit down-counter that uses the output clock of the watch prescaler as its count clock. Watch counter control register (WCSR) This register controls interrupts and checks the status. Watch counter data register (WCDR) This register sets the interval time and selects the count clock.

  • Page 223: Registers Of Watch Counter

    CHAPTER 14 WATCH COUNTER 14.3 Registers of Watch Counter Figure 14.3-1 shows the registers of the watch counter. Registers of Watch Counter Figure 14.3-1 Registers Related to Watch Counter Watch counter data register (WCDR) Address bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0...

  • Page 224: Watch Counter Data Register (wcdr)

    CHAPTER 14 WATCH COUNTER 14.3.1 Watch Counter Data Register (WCDR) The watch counter data register (WCDR) is used to select the count clock and set the counter reload value. Watch Counter Data Register (WCDR) Figure 14.3-2 Watch Counter Data Register (WCDR) bit7 bit6 bit5 bit4...

  • Page 225: Chapter 14 Watch Counter

    CHAPTER 14 WATCH COUNTER Table 14.3-1 Functional Description of Each Bit of Watch Counter Data Register (WCDR) Bit name Function These bits select the clock for the watch counter. bit7 CS1, 0: "00" = 2 , "01" = 2 , "10" = 2 , "11"...

  • Page 226: Watch Counter Control Register (wcsr)

    CHAPTER 14 WATCH COUNTER 14.3.2 Watch Counter Control Register (WCSR) The watch counter control register (WCSR) is used to control the operation and interrupts of the watch counter. It can also read the count value. Watch Counter Control Register (WCSR) Figure 14.3-3 Watch Counter Control Register (WCSR) bit7 bit6...

  • Page 227

    CHAPTER 14 WATCH COUNTER Table 14.3-2 Functional Description of Each Bit of Watch Counter Status Register (WCSR) Bit name Function • This bit activates the watch counter and selects whether to enable interrupts of the watch counter or those of the watch prescaler. When set to "0":The watch counter is cleared and stopped.

  • Page 228: Interrupts Of Watch Counter

    CHAPTER 14 WATCH COUNTER 14.4 Interrupts of Watch Counter The watch counter outputs interrupt requests when the counter underflows (counter value = "000001 "). Interrupts of Watch Counter When the counter of the watch counter underflows, the interrupt request flag bit (WCFLG) of the watch counter control register (WCSR) is set to "1".

  • Page 229: Explanation Of Watch Counter Operations And Setup Procedure Example

    CHAPTER 14 WATCH COUNTER 14.5 Explanation of Watch Counter Operations and Setup Procedure Example The watch counter counts down for the number of times specified in the count value by RCTR5 to RCTR0 bits, using the count clock selected by CS1 and CS0 bits, when the ISEL bit is set to "1".

  • Page 230

    CHAPTER 14 WATCH COUNTER Note: When the operation is reactivated by WCSR:ISEL=0 after counter stop, please reactivate after confirming reading WCSR:CTR[5:0] twice, and clearing to CTR[5:0]=000000 Operation in Sub Stop Mode When the device enters the sub stop mode, the watch counter stops the count operation and the watch prescaler is also cleared.

  • Page 231: Precautions When Using Watch Counter

    CHAPTER 14 WATCH COUNTER 14.6 Precautions when Using Watch Counter Shown below are the precautions that must be followed when using the watch counter. • If the watch prescaler is cleared during the operation of the watch counter, the watch counter may not be able to perform normal operation.

  • Page 232: Sample Programs For Watch Counter

    CHAPTER 14 WATCH COUNTER 14.7 Sample Programs for Watch Counter We provide sample programs that can be used to operate the watch counter. Sample Programs for Watch Counter For information about sample programs for the watch counter, refer to " Sample Programs"...

  • Page 233: Chapter 15 Wild Register

    CHAPTER 15 WILD REGISTER This chapter describes the functions and operations of the wild register. 15.1 Overview of Wild Register 15.2 Configuration of Wild Register 15.3 Registers of Wild Register 15.4 Operating Description of Wild Register 15.5 Typical Hardware Connection Example...

  • Page 234: Overview Of Wild Register

    CHAPTER 15 WILD REGISTER 15.1 Overview of Wild Register The wild register function can be used to patch the program which has the bugs by specifying the addresses and substitute data in internal registers. The primary purpose of this register is to substitute ROM code in the ROM space. The wild register consists of 3-byte data setting registers, 3-byte upper address setting registers, 3-byte lower address setting registers, a 1-byte address compare enable register, and a 1-byte data test register.

  • Page 235: Configuration Of Wild Register

    CHAPTER 15 WILD REGISTER 15.2 Configuration of Wild Register The block diagram of the wild register is shown below. The wild register consists of the following blocks: • Memory area block Wild register data setup register (WRDR0 to WRDR2) Wild register address setup register (WRAR0 to WRAR2) Wild register address compare enable register (WREN) Wild register data test setup register (WROR) •...

  • Page 236

    CHAPTER 15 WILD REGISTER Memory area block The memory area block consists of the wild register data setup registers (WRDR), wild register address setup registers (WRAR), wild register address compare enable register (WREN) and wild register data test setup register (WROR). The wild register function is used to specify the addresses and data that need to be replaced.

  • Page 237: Registers Of Wild Register

    CHAPTER 15 WILD REGISTER 15.3 Registers of Wild Register The registers of the wild register include the wild register data setup registers (WRDR), wild register address setup registers (WRAR), wild register address compare enable register (WREN) and wild register data test setup register (WROR). Registers Related to Wild Register Figure 15.3-1 Registers Related to Wild Register Wild register data setup registers (WRDR0 to WRDR2)

  • Page 238

    CHAPTER 15 WILD REGISTER Wild Register Number Each wild register address setup register (WRAR) and wild register data setup register (WRDR) has its corresponding wild register number. Table 15.3-1 Wild Register Numbers Corresponding to Wild Register Address Setup Registers and Wild Register Data Setup Registers Wild register number Wild register address setup register (WRAR)

  • Page 239: Wild Register Data Setup Registers (wrdr0 To Wrdr2)

    CHAPTER 15 WILD REGISTER 15.3.1 Wild Register Data Setup Registers (WRDR0 to WRDR2) The wild register data setup registers (WRDR0 to WRDR2) use the wild register function to specify the data to be amended. Wild Register Data Setup Registers (WRDR0 to WRDR2) Figure 15.3-2 Wild Register Data Setup Registers (WRDR0 to WRDR2) WRDR0 Address...

  • Page 240: Wild Register Address Setup Registers (wrar0 To Wrar2)

    CHAPTER 15 WILD REGISTER 15.3.2 Wild Register Address Setup Registers (WRAR0 to WRAR2) The wild register address setup registers (WRAR0 to WRAR2) set the address to be amended by the wild register function. Wild Register Address Setup Registers (WRAR0 to WRAR2) Figure 15.3-3 Wild Register Address Setup Registers (WRAR0 to WRAR2) WRAR0 Address...

  • Page 241: Wild Register Address Compare Enable Register (wren)

    CHAPTER 15 WILD REGISTER 15.3.3 Wild Register Address Compare Enable Register (WREN) The wild register address compare enable register (WREN) enables/disables the operation of the wild register in accordance with each wild register number. Wild Register Address Compare Enable Register (WREN) Figure 15.3-4 Wild Register Address Compare Enable Register (WREN) Address bit7...

  • Page 242: Wild Register Data Test Setup Register (wror)

    CHAPTER 15 WILD REGISTER 15.3.4 Wild Register Data Test Setup Register (WROR) The wild register data test setup register (WROR) enables/disables reading from the corresponding wild register data setup register (WRDR0 to WRDR2). Wild Register Data Test Setup Register (WROR) Figure 15.3-5 Wild Register Data Test Setup Register (WROR) Address bit7...

  • Page 243: Operating Description Of Wild Register

    CHAPTER 15 WILD REGISTER 15.4 Operating Description of Wild Register This section describes the setup procedure for the wild register. Setup Procedure for Wild Register Prepare a special program that can read the value to be set in the wild register from external memory (e.g. PROM or FRAM) in the user program before executing the program.

  • Page 244: Typical Hardware Connection Example

    CHAPTER 15 WILD REGISTER 15.5 Typical Hardware Connection Example Shown below is a typical hardware connection example applied when using the wild register function. Hardware Connection Example Figure 15.5-1 Typical Hardware Connection Example PROM (Stores correction program) MB95170J series...

  • Page 245: Chapter 16 8/16-bit Composite Timer

    CHAPTER 16 8/16-BIT COMPOSITE TIMER This chapter describes the functions and operations of the 8/16-bit composite timer. 16.1 Overview of 8/16-bit Composite Timer 16.2 Configuration of 8/16-bit Composite Timer 16.3 Channels of 8/16-bit Composite Timer 16.4 Pins of 8/16-bit Composite Timer 16.5 Registers of 8/16-bit Composite Timer 16.6 Interrupts of 8/16-bit Composite Timer 16.7 Operating Description of Interval Timer Function (One-shot Mode)

  • Page 246: Overview Of 8/16-bit Composite Timer

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.1 Overview of 8/16-bit Composite Timer The 8/16-bit composite timer consists of two 8-bit counters and can be used as two 8-bit timers, or one 16-bit timer if they are connected in cascade. The 8/16-bit composite timer has the following functions: •...

  • Page 247

    CHAPTER 16 8/16-BIT COMPOSITE TIMER PWC Timer Function When the PWC timer function is selected, the width and cycle of an external input pulse can be measured. In this operation mode, the counter starts counting from "00 " upon detection of a count start edge of an external input signal and transfers the count value to a register to generate an interrupt upon detection of a count end edge.

  • Page 248: Configuration Of 8/16-bit Composite Timer

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.2 Configuration of 8/16-bit Composite Timer The 8/16-bit composite timer consists of the following blocks: • 8-bit counter x 2 channels • 8-bit comparator (including a temporary latch) x 2 channels • 8/16-bit composite timer 00/01 data register x 2 channels (T00DR/T01DR) •...

  • Page 249

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Block Diagram of 8/16-bit Composite Timer Figure 16.2-1 Block Diagram of 8/16-bit Composite Timer T00CR0 IFE C2 C1 C0 F3 F2 F1 F0 Timer 00 CK00 8-bit counter Clocks from prescaler/TBT Count Timer output clock CK06 TO00 selector...

  • Page 250

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 8/16-bit composite timer 00/01 control status registers 0 (T00CR0/T01CR0) These registers are used to select the timer operation mode, select the count clock, and to enable or disable IF flag interrupts. 8/16-bit composite timer 00/01 control status registers 1 (T00CR1/T01CR1) These registers are used to control interrupt flags, timer output, and timer operation.

  • Page 251: Channels Of 8/16-bit Composite Timer

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.3 Channels of 8/16-bit Composite Timer This section describes the channels of 8/16-bit composite timer. Channels of 8/16-bit Composite Timer This series contains two channels of 8/16-bit composite timer. In one channel, there are two 8-bit counters. Each counter can be used as two 8-bit timers or one 16-bit timer.

  • Page 252: Pins Of 8/16-bit Composite Timer

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.4 Pins of 8/16-bit Composite Timer This section describes the pins related to the 8/16-bit composite timer. Pins Related to 8/16-bit Composite Timer The external pins related to the 8/16-bit composite timer are TO00, TO01, EC0, and EC1. TII0 is for internal chip connection.

  • Page 253: Registers Of 8/16-bit Composite Timer

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.5 Registers of 8/16-bit Composite Timer This section describes the registers related to the 8/16-bit composite timer. Registers Related to 8/16-bit Composite Timer Figure 16.5-1 Registers Related to 8/16-bit Composite Timer 8/16-bit composite timer 00/01 control status register 0 (T00CR0/T01CR0) Address bit7 bit6...

  • Page 254: Bit Composite Timer 00/01 Control Status Register 0 (t00cr0/t01cr0)

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.5.1 8/16-bit Composite Timer 00/01 Control Status Register 0 (T00CR0/T01CR0) The 8/16-bit composite timer 00/01 control status register 0 (T00CR0/T01CR0) selects the timer operation mode, selects the count clock, and enables or disables IF flag interrupts. The T00CR0 and T01CR0 registers correspond to timers 00 and 01, respectively.

  • Page 255

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Table 16.5-1 Functional Description of Each Bit of 8/16-bit Composite Timer 00/01 Control Status Register 0 (T00CR0/T01CR0) (1 / 2) Bit name Function • This bit enables or disables IF flag interrupts. IFE: Setting this bit to "0" : disables IF flag interrupts. bit7 IF flag interrupt enable Setting this bit to "1"...

  • Page 256

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Table 16.5-1 Functional Description of Each Bit of 8/16-bit Composite Timer 00/01 Control Status Register 0 (T00CR0/T01CR0) (2 / 2) Bit name Function These bits select the timer operation mode. • The PWM timer function (variable-cycle mode; F3, F2, F1, F0 = "0100 ") is set by either the T00CR0 (timer 00) register or T01CR0 (timer 01) register.

  • Page 257

    CHAPTER 16 8/16-BIT COMPOSITE TIMER...

  • Page 258: Bit Composite Timer 00/01 Control Status Register 1 (t00cr1/t01cr1)

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.5.2 8/16-bit Composite Timer 00/01 Control Status Register 1 (T00CR1/T01CR1) 8/16-bit composite timer 00/01 control status register 1 (T00CR1/T01CR1) controls the interrupt flag, timer output, and timer operations. T00CR1 and T01CR1 registers correspond to timers 00 and 01, respectively. 8/16-bit Composite Timer 00/01 Control Status Register 1 (T00CR1/T01CR1) Figure 16.5-3 8/16-bit Composite Timer 00/01 Control Status Register 1 (T00CR1/T01CR1) bit7...

  • Page 259

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Table 16.5-2 Functional Description of Each Bit of 8/16-bit Composite Timer 00/01 Control Status Register 1 (1 / 2) Bit name Function This bit enables or stops timer operation. Writing "1" : allows timer operation to start from count value "00 ".

  • Page 260

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Table 16.5-2 Functional Description of Each Bit of 8/16-bit Composite Timer 00/01 Control Status Register 1 (2 / 2) Bit name Function • This bit is set to "1" when a count value is stored in the 8/16-bit composite timer 00/01 data register (T00DR/T01DR) upon completion of pulse width measurement in PWC timer function.

  • Page 261

    CHAPTER 16 8/16-BIT COMPOSITE TIMER...

  • Page 262: Bit Composite Timer 00/01 Timer Mode Control Register (tmcr0)

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.5.3 8/16-bit Composite Timer 00/01 Timer Mode Control Register (TMCR0) The 8/16-bit composite timer 00/01 timer mode control register (TMCR0) selects the filter function, 8-bit or 16-bit operation mode, and signal input to timer 00 and to indicate the timer output value.

  • Page 263

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Table 16.5-3 Functional Description of Each Bit of 8/16-bit Composite Timer 00/01 Timer Mode Control Register (TMCR0) (1 / 2) Bit name Function This bit indicates the output value of timer 01. When the timer starts operation (T00CR1/ T01CR1:STA = 1), the value in the bit changes depending on the selected timer function.

  • Page 264

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Table 16.5-3 Functional Description of Each Bit of 8/16-bit Composite Timer 00/01 Timer Mode Control Register (TMCR0) (2 / 2) Bit name Function These bits select the filter function for the external signal (EC00) to timer 00 when the PWC timer or input capture function has been selected.

  • Page 265: Bit Composite Timer 00/01 Data Register (t00dr/t01dr)

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.5.4 8/16-bit Composite Timer 00/01 Data Register (T00DR/T01DR) The 8/16-bit composite timer 00/01 data register (T00DR/T01DR) is used to write the maximum value counted during interval timer or PWM timer operation and to read the count value during PWC timer or input capture operation.

  • Page 266

    CHAPTER 16 8/16-BIT COMPOSITE TIMER PWM timer functions (variable-cycle) The 8/16-bit composite timer 00 data register (T00DR) and 8/16-bit composite timer 01 data register (T01DR) are used to set "L" pulse width timer and cycle, respectively. When the timer starts operation (T00CR1/T01CR1:STA = 1), the value of each register is transferred to the latch in the 8-bit comparator and two counters start counting from timer output "L".

  • Page 267

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Read and write operations Read and write operations of T00DR and T01DR are performed in the following manner during 16-bit operation and PWM timer function (variable-cycle). • Read from T01DR: Read access from the register also involves storing the T00DR value into the internal read buffer.

  • Page 268: Interrupts Of 8/16-bit Composite Timer

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.6 Interrupts of 8/16-bit Composite Timer The 8/16-bit composite timer generates the following types of interrupts to each of which an interrupt number and interrupt vector are assigned. • Timer 00 interrupt • Timer 01 interrupt Timer 00 Interrupt Table 16.6-1 explains the timer 00 interrupt and its source.

  • Page 269

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Registers and Vector Tables Related to Interrupts of 8/16-bit Composite Timer Table 16.6-3 Registers and Vector Tables Related to Interrupts of 8/16-bit Composite Timer Interrupt level setup register Vector table address Interrupt Interrupt source request No. Register Setting bit Upper...

  • Page 270: Operating Description Of Interval Timer Function (one-shot Mode)

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.7 Operating Description of Interval Timer Function (One- shot Mode) This section describes the operations of the interval timer function (one-shot mode) for the 8/16-bit composite timer. Operation of Interval Timer Function (One-shot Mode) The composite timer requires the register settings shown in Figure 16.7-1 to serve as the interval timer function.

  • Page 271

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Figure 16.7-2 Operation of Interval Timer Function in 8-bit Mode (Timer 0) Counter value FF Time Timer cycle T00/01DR value modified (FF T00/01DR Cleared value (FF by program IF bit STA bit Reactivated Reactivated Automatically cleared Automatically cleared Inverted Reactivated with output initial value unchanged ("0")

  • Page 272: Operating Description Of Interval Timer Function (continuous Mode)

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.8 Operating Description of Interval Timer Function (Continuous Mode) This section describes the interval timer function (continuous mode operation) of the 8/16-bit composite timer. Operation of Interval Timer Function (Continuous Mode) The composite timer requires the register settings shown in Figure 16.8-1 to serve as the interval timer function (continuous mode).

  • Page 273

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Figure 16.8-2 Operating Diagram of Interval Timer Function (Continuous Mode) Compare value Compare value Compare value Compare value Time T00/01DR value modified (FF T00/01DR value (E0 Cleared by program IF bit STA bit Activated Matched Matched Matched Matched...

  • Page 274: Operating Description Of Interval Timer Function (free-run Mode)

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.9 Operating Description of Interval Timer Function (Free-run Mode) This section describes the operation of the interval timer function (free-run mode) for the 8/16-bit composite timer. Operation of Interval Timer Function (Free-run Mode) The composite timer requires the settings shown in Figure 16.9-1 to serve as the interval timer function (free-run mode).

  • Page 275

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Figure 16.9-2 Operating Diagram of Interval Timer Function (Free-run Mode) Counter value Time Although the T00/01DR value is modified, it is not updated into the comparison latch. T00/01DR value (E0 Cleared by program IF bit STA bit Activated Matched...

  • Page 276: Operating Description Of Pwm Timer Function (fixed-cycle Mode)

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.10 Operating Description of PWM Timer Function (Fixed-cycle mode) This section describes the operation of the PWM timer function (fixed-cycle mode) for the 8/16-bit composite timer. Operation of PWM Timer Function (Fixed-cycle Mode) The composite timer requires the settings shown in Figure 16.10-1 to serve as the PWM timer function (fixed-cycle mode).

  • Page 277

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Figure 16.10-2 Operating Diagram of PWM Timer Function (Fixed-cycle Mode) T00/01DR register value: "00 " (duty ratio = 0%) Counter value FFH00H PWM waveform T00/01DR register value: "80 " (duty ratio = 50%) Counter value FFH00H PWM waveform T00/01DR register value: "FF...

  • Page 278: Operating Description Of Pwm Timer Function (variable-cycle Mode)

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.11 Operating Description of PWM Timer Function (Variable- cycle Mode) This section describes the operations of the PWM timer function (variable-cycle mode) for the 8/16-bit composite timer. Operation of PWM Timer Function (Variable-cycle Mode) The composite timer requires the settings shown in Figure 16.11-1 to serve as the PWM timer function (variable-cycle mode).

  • Page 279

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Figure 16.11-2 Operating Diagram of PWM Timer Function (Variable-cycle Mode) T00DR register value: "80 H ", and T01DR register value: "80 H " (duty ratio = 0%) (timer 00 value >= timer 01 value) Counter timer 00 value 00 H 80 H 00 H 80 H 00 H...

  • Page 280: Operating Description Of Pwc Timer Function

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.12 Operating Description of PWC Timer Function This section describes the operations of the PWC timer function for the 8/16-bit composite timer. Operation of PWC Timer Function The composite timer requires the settings shown in Figure 16.12-1 to serve as the PWC timer function. Figure 16.12-1 Settings for PWC Timer Function bit7 bit6...

  • Page 281

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Note also that an overflow toggles the timer output. The timer output initial value can be set by the timer output initial value bit (T00CR1/T01CR1:SO). When the timer stops operation, the timer output bit (TMCR0:TO1/TO0) holds the last value. The value of the 8/16-bit composite timer 00/01 data register (T00DR/T01DR) must be nullified if an interrupt occurs before the timer is activated (before "1"...

  • Page 282: Operating Description Of Input Capture Function

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.13 Operating Description of Input Capture Function This section describes the operations of the input capture function for the 8/16-bit composite timer. Operation of Input Capture Function The composite timer requires the settings shown in Figure 16.13-1 to serve as the input capture function. Figure 16.13-1 Settings for Input Capture Function bit7 bit6...

  • Page 283

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Figure 16.13-2 Operating Diagram of Input Capture Function Capture value in T00/01DR Rising edge of capture Falling edge of capture Rising edge of Falling edge of capture capture External input Counter free-run mode Counter clear mode...

  • Page 284: Operating Description Of Noise Filter

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.14 Operating Description of Noise Filter This section describes the operations of the noise filter for the 8/16-bit composite timer. When the input capture or PWC timer function has been selected, a noise filter can be used to eliminate the pulse noise of the signal from the external input pin (EC00/EC01).

  • Page 285: States In Each Mode During Operation

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.15 States in Each Mode during Operation This section describes how the 8/16-bit composite timer behaves when the microcontroller enters watch mode or stop mode or when a suspend (T00CR1/ T01CR1:HO = "1") request is issued during operation. When Interval Timer, Input Capture, or PWC Function Has Been Selected Figure 16.15-1 shows how the counter value changes when transition to watch mode or stop mode or a suspend request occurs during operation of the 8/16-bit composite timer.

  • Page 286

    CHAPTER 16 8/16-BIT COMPOSITE TIMER Figure 16.15-2 Operations of Counter in Standby Mode or in Pause (Serving as PWM Timer) Counter value Time Delay of oscillation stabilization wait time T00/01DR value (FF STA bit PWM timer output pin Sleep mode Maintains the level prior to stop Maintains the level prior to hold SLP bit...

  • Page 287: Precautions When Using 8/16-bit Composite Timer

    CHAPTER 16 8/16-BIT COMPOSITE TIMER 16.16 Precautions when Using 8/16-bit Composite Timer This section explains the precautions to be taken when using the 8/16-bit composite timer. Precautions when Using 8/16-bit Composite Timer When changing the timer function by using the timer operation mode select bits (T00CR0/T01CR0:F3, F2, F1, F0), the timer operation must be stopped (T00CR1/T01CR1:STA = 0) before clearing the interrupt flag (T00CR1/T01CR1:IF, IR), interrupt enable bits (T00CR1/T01CR1:IE, T00CR0/T01CR0:IFE) and buffer full flag (T00CR1/T01CR1:BF).

  • Page 288

    CHAPTER 16 8/16-BIT COMPOSITE TIMER...

  • Page 289: Chapter 17 16-bit Ppg Timer

    CHAPTER 17 16-BIT PPG TIMER This chapter describes the functions and operations of the 16-bit PPG timer. 17.1 Overview of 16-bit PPG Timer 17.2 Configuration of 16-bit PPG Timer 17.3 Channels of 16-bit PPG Timer 17.4 Pins of 16-bit PPG Timer 17.5 Registers of 16-bit PPG Timer 17.6 Interrupts of 16-bit PPG Timer 17.7 Explanation of 16-bit PPG Timer Operations and Setup Procedure...

  • Page 290: Overview Of 16-bit Ppg Timer

    CHAPTER 17 16-BIT PPG TIMER 17.1 Overview of 16-bit PPG Timer The 16-bit PPG timer can generate a PWM (Pulse Width Modulation) output or one-shot (square wave) output, and the period and duty of the output waveform can be changed by software freely.

  • Page 291: Configuration Of 16-bit Ppg Timer

    CHAPTER 17 16-BIT PPG TIMER 17.2 Configuration of 16-bit PPG Timer Shown below is the block diagram of the 16-bit PPG timer. Block Diagram of 16-bit PPG Timer Figure 17.2-1 Block Diagram of 16-bit PPG Timer When upper 8 bits of duty setting register are written but lower 8 bits are not 16-bit PPG cycle...

  • Page 292: Channels Of 16-bit Ppg Timer

    CHAPTER 17 16-BIT PPG TIMER 17.3 Channels of 16-bit PPG Timer This section describes the channels of the 16-bit PPG timer. Channels of 16-bit PPG Timer This series has eight 16-bit PPG timers. Table 17.3-1 and 17.3-2 show the correspondence among the channel, pin and register. Table 17.3-1 Pins of 16-bit PPG Timer Channel Pin name...

  • Page 293: Pins Of 16-bit Ppg Timer

    CHAPTER 17 16-BIT PPG TIMER 17.4 Pins of 16-bit PPG Timer This section describes the pins of the 16-bit PPG timer. Pins of 16-bit PPG Timer The following sections describe only the 16-bit PPG timer in ch.0. The other channels are the same as it. The pins related to the 16-bit PPG timer are namely the PPG0 pin.

  • Page 294

    CHAPTER 17 16-BIT PPG TIMER Block Diagrams of Pins Related to 16-bit PPG Figure 17.4-1 Block Diagram of Pin Related to 16-bit PPG (PPG0, PPG1) Peripheral function input Peripheral function input enable Peripheral function output enable Peripheral function output Hysteresis Pull-up PDR read Automotive...

  • Page 295

    CHAPTER 17 16-BIT PPG TIMER Figure 17.4-3 Block Diagram of Pin Related to 16-bit PPG (PPG6, PPG7) Peripheral function input Peripheral function output enable Peripheral function output Hysteresis Pull-up Automotive PDR read Selectalbe only P94 and P95 PDR write In bit operation instruction DDR read DDR write Stop, Watch (SPL=1)

  • Page 296: Registers Of 16-bit Ppg Timer

    CHAPTER 17 16-BIT PPG TIMER 17.5 Registers of 16-bit PPG Timer This section describes the registers of the 16-bit PPG timer. Registers of 16-bit PPG Timer Figure 17.5-1 Registers of 16-bit PPG Timer 16-bit PPG down counter register (upper): PDCRH Address bit7 bit6...

  • Page 297

    CHAPTER 17 16-BIT PPG TIMER (Continued) 16-bit PPG duty setting buffer register (upper): PDUTH Address bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 Initial value 0FAE PDUTH0 DU15 DU14 DU13 DU12 DU11 DU10 DU09 DU08 11111111 0FB4 PDUTH1 0FBA PDUTH2 0FA8 PDUTH3 0F2E...

  • Page 298: Bit Ppg Down Counter Registers (pdcrh0, Pdcrl0)

    CHAPTER 17 16-BIT PPG TIMER 17.5.1 16- bit PPG Down Counter Registers (PDCRH0, PDCRL0) The 16-bit PPG down counter registers (PDCRH0, PDCRL0) form a 16-bit register which is used to read the count value from the 16-bit PPG down-counter. 16-bit PPG Down Counter Registers (PDCRH0, PDCRL0) Figure 17.5-2 16-bit PPG Down Counter Registers (PDCRH0, PDCRL0) 16-bit PPG down counter register (upper) PDCRH0 Address...

  • Page 299: Bit Ppg Cycle Setting Buffer Registers (pcsrh0, Pcsrl0)

    CHAPTER 17 16-BIT PPG TIMER 17.5.2 16-bit PPG Cycle Setting Buffer Registers (PCSRH0, PCSRL0) The 16-bit PPG cycle setting buffer registers are used to set the cycle for the output pulses generated by the PPG. 16-bit PPG Cycle Setting Buffer Registers (PCSRH0, PCSRL0) Figure 17.5-3 16-bit PPG Cycle Setting Buffer Registers (PCSRH0, PCSRL0) 16-bit PPG cycle setting buffer register (upper) PCSRH0 Address...

  • Page 300: Bit Ppg Duty Setting Buffer Registers (pduth0, Pdutl0)

    CHAPTER 17 16-BIT PPG TIMER 17.5.3 16-bit PPG Duty Setting Buffer Registers (PDUTH0, PDUTL0) The 16-bit PPG duty setting buffer registers control the duty ratio for the output pulses generated by the PPG. 16-bit PPG Duty Setting Buffer Registers (PDUTH0, PDUTL0) Figure 17.5-4 16-bit PPG Duty Setting Buffer Registers (PDUTH0, PDUTL0) 16-bit PPG duty setting buffer register (upper) PDUTH0 Address...

  • Page 301

    CHAPTER 17 16-BIT PPG TIMER...

  • Page 302: Bit Ppg Status Control Register (pcnth0, Pcntl0)

    CHAPTER 17 16-BIT PPG TIMER 17.5.4 16-bit PPG Status Control Register (PCNTH0, PCNTL0) The 16-bit PPG status control register is used to enable and disable the 16-bit PPG timer and also to set the operating status for the software trigger, retrigger control interrupt, and output polarity.

  • Page 303

    CHAPTER 17 16-BIT PPG TIMER Table 17.5-1 16-bit PPG Status Control Register, Upper Byte (PCNTH0) Bit name Function This bit is used to enable/stop PPG timer operation. When the bit is set to "0", the PPG operation halts immediately and the PPG output goes to the CNTE: bit7 initial level ("L"...

  • Page 304

    CHAPTER 17 16-BIT PPG TIMER 16-bit PPG Status Control Register, Lower Byte (PCNTL0) Figure 17.5-6 16-bit PPG Status Control Register, Lower Byte (PCNTL0) Address bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value 0042 PCNTH0 00000000 CNTE STRG MDSE RTRG CKS2 CKS1 CKS0 PGMS 0044...

  • Page 305

    CHAPTER 17 16-BIT PPG TIMER Table 17.5-2 16-bit PPG Status Control Register, Lower Byte (PCNTL0) Bit name Function EGS1: This bit determines whether to allow or disallow the falling edge of TRG input to stop operation. bit7 Hardware trigger When the bit is set to "0", the falling edge of TRG has no effect on operation. enable bit1 When the bit is set to "1", the operation is stopped by the falling edge of TRG.

  • Page 306: Interrupts Of 16-bit Ppg Timer

    CHAPTER 17 16-BIT PPG TIMER 17.6 Interrupts of 16-bit PPG Timer The 16-bit PPG timer can generate interrupt requests in the following cases: • When a trigger or counter borrow occurs • When a rising edge of PPG is generated in normal polarity •...

  • Page 307: Explanation Of 16-bit Ppg Timer Operations And Setup Procedure Example

    CHAPTER 17 16-BIT PPG TIMER 17.7 Explanation of 16-bit PPG Timer Operations and Setup Procedure Example The 16-bit PPG timer can operate in PWM mode or one-shot mode. In addition, a retrigger function can be used in the 16-bit PPG timer. PWM Mode (MDSE of PCNTH Register: bit 5 = 0) In PWM operation mode, the 16-bit PPG cycle setting buffer register (PCSRH0, PCSRL0) values are loaded and the 16-bit down-counter starts down-count operation when a software trigger is inputted or a...

  • Page 308

    CHAPTER 17 16-BIT PPG TIMER Invalidating the retrigger (RTRG of PCNTH0 register: bit 4 = 0) Figure 17.7-1 When Retrigger Is Invalid in PWM Mode 16-bit down counter value Time Rising edge detected Trigger ignored Software trigger (Normal polarity) (Inverted polarity) T : Count clock cycle (1)=n ×...

  • Page 309

    CHAPTER 17 16-BIT PPG TIMER One-shot Mode (MDSE of PCNTH0 Register: bit 5 = 1) One-shot operation mode can be used to output a single pulse with a specified width when a valid trigger input occurs. When retriggering is enabled and a valid trigger is detected during the counter operation, the down counter value is reloaded.

  • Page 310

    CHAPTER 17 16-BIT PPG TIMER Hardware Trigger "Hardware trigger" refers to PPG activation by signal input to the TRG input pin. When EGS1 and EGS0 are set to "11" and the hardware trigger is used with TRG input, PPG starts operation on a rising edge and halts the operation upon the detection of a falling edge.

  • Page 311: Precautions When Using 16-bit Ppg Timer

    CHAPTER 17 16-BIT PPG TIMER 17.8 Precautions when Using 16-bit PPG Timer Shown below are the precautions that must be followed when using the 16-bit PPG timer. Precautions when Using 16-bit PPG Timer Precautions when setting the program Do not use the retrigger if the same values are set for the cycle and duty. If used, the PPG output will go to the "L"...

  • Page 312: Sample Programs For 16-bit Ppg Timer

    CHAPTER 17 16-BIT PPG TIMER 17.9 Sample Programs for 16-bit PPG Timer We provide sample programs that can be used to operate the 16-bit PPG timer. Sample Programs for 16-bit PPG Timer For information about the sample programs for the 16-bit PPG timer, refer to " Sample Programs"...

  • Page 313

    CHAPTER 17 16-BIT PPG TIMER How to start PPG operation by software The software trigger bit (PCNTH0 STGR) is used. What to be controlled Software trigger bit (STGR) When starting PPG operation by software Set the bit to "1" How to enable/disable the retrigger function of the software trigger The retrigger enable bit (PCNTH0 RTRG) is used.

  • Page 314

    CHAPTER 17 16-BIT PPG TIMER How to set the PPG output to the "H" or "L" level The PPG output mask enable bit (PCNTH0 PGMS) and the output inversion bit (PCNTL0 OSEL) are used. PPG output mask enable bit Output inversion bit What to be controlled (PGMS) (OSEL)

  • Page 315

    CHAPTER 17 16-BIT PPG TIMER How to enable/disable/clear interrupts Interrupt request enable flag, Interrupt request flag The interrupt request enable bit (PCNTL0 IREN) is used to enable interrupts. What to be controlled Interrupt request enable bit (IREN) When disabling interrupt request Set the bit to "0"...

  • Page 316

    CHAPTER 17 16-BIT PPG TIMER...

  • Page 317: Chapter 18 External Interrupt Circuit

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT This chapter describes the functions and operations of the external interrupt circuit. 18.1 Overview of External Interrupt Circuit 18.2 Configuration of External Interrupt Circuit 18.3 Channels of External Interrupt Circuit 18.4 Registers of External Interrupt Circuit 18.5 Interrupts of External Interrupt Circuit 18.6 Explanation of External Interrupt Circuit Operations and Setup Procedure Example...

  • Page 318: Overview Of External Interrupt Circuit

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT 18.1 Overview of External Interrupt Circuit The external interrupt circuit detects edges on the signal that is inputted to the external interrupt pin and generates interrupt requests to the CPU. Functions of External Interrupt Circuit The external interrupt circuit has the functions to detect any edge of a signal that is inputted to an external interrupt pin and generate an interrupt request to the CPU.

  • Page 319: Configuration Of External Interrupt Circuit

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT 18.2 Configuration of External Interrupt Circuit The external interrupt circuit consists of the following blocks: • Edge detection circuit • External interrupt control register Block Diagram of External Interrupt Circuit Figure 18.2-1 shows the block diagram of the external interrupt circuit. Figure 18.2-1 Block Diagram of External Interrupt Circuit (Unit0) Interrupt pin select circuit * INT00...

  • Page 320: Channels Of External Interrupt Circuit

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT 18.3 Channels of External Interrupt Circuit This section describes the channels of the external interrupt circuit. Channels of External Interrupt Circuit In this series, each unit has six channels of the external interrupt circuit. Table 18.3-1 and Table 18.3-2 show the correspondence among the channel, pin and register. Table 18.3-1 Pins of External Interrupt Circuit Unit Pin name...

  • Page 321: Registers Of External Interrupt Circuit

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT 18.4 Registers of External Interrupt Circuit This section describes the registers of the external interrupt circuit. List of Registers of External Interrupt Circuit Figure 18.4-1 shows the registers of the external interrupt circuit. Figure 18.4-1 Registers of External Interrupt Circuit External interrupt control register (EIC) Address bit7...

  • Page 322: External Interrupt Control Register (eic00)

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT 18.4.1 External Interrupt Control Register (EIC00) The external interrupt control register (EIC00) is used to select the edge polarity for the external interrupt input and control interrupts. External Interrupt Control Register (EIC00) Figure 18.4-2 External Interrupt Control Register (EIC00) Address bit7 bit6...

  • Page 323: Chapter 18 External Interrupt Circuit

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT Table 18.4-1 Functional Description of Each Bit of External Interrupt Control Register (EIC00) Bit name Function This flag is set to "1" when the edge selected by the edge polarity select bits (SL11, SL10) is inputted to the external interrupt pin INT1.

  • Page 324: Interrupts Of External Interrupt Circuit

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT 18.5 Interrupts of External Interrupt Circuit The interrupt sources for the external interrupt circuit include detection of the specified edge of the signal inputted to an external interrupt pin. Interrupt During Operation of External Interrupt Circuit When the specified edge of external interrupt input is detected, the corresponding external interrupt request flag bit (EIC: EIR0, EIR1) is set to "1".

  • Page 325: Explanation Of External Interrupt Circuit Operations And Setup Procedure Example

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT 18.6 Explanation of External Interrupt Circuit Operations and Setup Procedure Example This section describes the operation of the external interrupt circuit. Operation of External Interrupt Circuit When the polarity of an edge of a signal inputted from one of the external interrupt pins (INT0, 1) matches the polarity of the edge selected by the external interrupt control register (EIC: SL00 to SL11), the corresponding external interrupt request flag bit (EIC: EIR0, EIR1) is set to "1"...

  • Page 326

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT Interrupt processing 1) Clear the interrupt request flag. (EIC:EIR0 = 0) 2) Process any interrupt. Note: The external interrupt input is also used as an I/O port. Therefore, when it is used as the external interrupt input, the corresponding bit in the port direction register (DDR) must be set to "0"...

  • Page 327: Precautions When Using External Interrupt Circuit

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT 18.7 Precautions when Using External Interrupt Circuit This section describes the precautions that must be followed when using the external interrupt circuit. Precautions when Using External Interrupt Circuit • Set the interrupt request enable bit (EIE) to "0" (disabling interrupt requests) when setting the edge polarity select bit (SL).

  • Page 328: Sample Programs For External Interrupt Circuit

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT 18.8 Sample Programs for External Interrupt Circuit We provide sample programs that can be used to operate the external interrupt circuit. Sample Programs for External Interrupt Circuit For information about the sample programs for the external interrupt circuit, refer to " Sample Programs"...

  • Page 329

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT Interrupt-related registers The interrupt level is set by the interrupt level setting registers shown in the following table. Interrupt level setting register Interrupt vector Interrupt level register (ILR0) ch.0 Address: 00079 Address: 0FFFA Interrupt level register (ILR0) ch.1 Address: 00079 Address: 0FFF8...

  • Page 330

    CHAPTER 18 EXTERNAL INTERRUPT CIRCUIT How to enable/disable/clear interrupts Interrupt request enable flag, Interrupt request flag Interrupts are enabled by the interrupt enable bit (EIC00. EIE0 or 1). What to be controlled Interrupt enable bit (EIE0 or 1) When disabling interrupt request Set the bit to "0"...

  • Page 331: Chapter 19 Interrupt Pin Selection Circuit

    CHAPTER 19 INTERRUPT PIN SELECTION CIRCUIT This chapter describes the functions and operations of the interrupt pin selection circuit. 19.1 Overview of Interrupt Pin Selection Circuit 19.2 Configuration of Interrupt Pin Selection Circuit 19.3 Pins of Interrupt Pin Selection Circuit 19.4 Registers of Interrupt Pin Selection Circuit 19.5 Operating Description of Interrupt Pin Selection Circuit 19.6 Precautions when Using Interrupt Pin Selection Circuit...

  • Page 332: Overview Of Interrupt Pin Selection Circuit

    CHAPTER 19 INTERRUPT PIN SELECTION CIRCUIT 19.1 Overview of Interrupt Pin Selection Circuit The interrupt pin selection circuit selects pins to be used as interrupt input pins from among various peripheral input pins. Interrupt Pin Selection Circuit The interrupt pin selection circuit is used to select interrupt input pins from amongst various peripheral inputs (TRG0/ADTG, UCK0, UI0, EC0, SCK, SI, INT00).

  • Page 333: Configuration Of Interrupt Pin Selection Circuit

    CHAPTER 19 INTERRUPT PIN SELECTION CIRCUIT 19.2 Configuration of Interrupt Pin Selection Circuit Figure 19.2-1 shows the block diagram of the interrupt pin selection circuit. Block Diagram of Interrupt Pin Selection Circuit Figure 19.2-1 Block Diagram of Interrupt Pin Selection Circuit To each peripheral function External interrupt...

  • Page 334: Pins Of Interrupt Pin Selection Circuit

    CHAPTER 19 INTERRUPT PIN SELECTION CIRCUIT 19.3 Pins of Interrupt Pin Selection Circuit This section describes the pins of the interrupt pin selection circuit. Pins Related to Interrupt Pin Selection Circuit The peripheral function pins related to the interrupt pin selection circuit are the TRG0/ADTG, UCK0, UI0, EC0, SCK, SI, and INT00 pins.

  • Page 335: Registers Of Interrupt Pin Selection Circuit

    CHAPTER 19 INTERRUPT PIN SELECTION CIRCUIT 19.4 Registers of Interrupt Pin Selection Circuit Figure 19.4-1 shows the registers related to the interrupt pin selection circuit. Registers Related to Interrupt Pin Selection Circuit Figure 19.4-1 Registers Related to Interrupt Pin Selection Circuit Interrupt pin control selection circuit register (WICR) Address bit7...

  • Page 336: Interrupt Pin Selection Circuit Control Register (wicr)

    CHAPTER 19 INTERRUPT PIN SELECTION CIRCUIT 19.4.1 Interrupt Pin Selection Circuit Control Register (WICR) This register is used to determine which of the available peripheral input pins should be outputted to the interrupt circuit and which interrupt pins they should serve as. Interrupt Pin Selection Circuit Control Register (WICR) Figure 19.4-2 Interrupt Pin Selection Circuit Control Register (WICR) Interrupt pin selection circuit control register (WICR)

  • Page 337

    CHAPTER 19 INTERRUPT PIN SELECTION CIRCUIT Table 19.4-1 Functional Description of Each Bit of Interrupt Pin Selection Circuit Control Register (WICR) (1 / 2) Bit name Function This bit is not used. bit7 Unused bit • Reading always returns "0". •...

  • Page 338

    CHAPTER 19 INTERRUPT PIN SELECTION CIRCUIT Table 19.4-1 Functional Description of Each Bit of Interrupt Pin Selection Circuit Control Register (WICR) (2 / 2) Bit name Function This bit is used to determine whether to select the UCK0 pin as an interrupt input pin. Writing "0"...

  • Page 339: Operating Description Of Interrupt Pin Selection Circuit

    CHAPTER 19 INTERRUPT PIN SELECTION CIRCUIT 19.5 Operating Description of Interrupt Pin Selection Circuit The interrupt pins are selected by setting WICR (interrupt pin selection circuit control register). Operation of Interrupt Pin Selection Circuit The WICR (interrupt pin selection circuit control register) setting is used to select the input pins to be inputted to INT00 of the external interrupt circuit (channel 0).

  • Page 340: Precautions When Using Interrupt Pin Selection Circuit

    CHAPTER 19 INTERRUPT PIN SELECTION CIRCUIT 19.6 Precautions when Using Interrupt Pin Selection Circuit This section explains the precautions to be taken when using the interrupt pin selection circuit. • WICR (interrupt pin control register) is initialized to "40 " after a reset. This selects the INT00 bit only as an interrupt pin.

  • Page 341: Chapter 20 Uart/sio

    CHAPTER 20 UART/SIO This chapter describes the functions and operations of UART/SIO. 20.1 Overview of UART/SIO 20.2 Configuration of UART/SIO 20.3 Channels of UART/SIO 20.4 Pins of UART/SIO 20.5 Registers of UART/SIO 20.6 Interrupts of UART/SIO 20.7 Explanation of UART/SIO Operations and Setup Procedure Example 20.8 Sample Programs for UART/SIO...

  • Page 342: Overview Of Uart/sio

    CHAPTER 20 UART/SIO 20.1 Overview of UART/SIO The UART/SIO is a general-purpose serial data communication interface. Serial data transfers of variable-length data can be made with a synchronous or asynchronous clock. The transfer format is NRZ. The transfer rate can be set with the dedicated baud rate generator or external clock (in clock synchronous mode).

  • Page 343: Configuration Of Uart/sio

    CHAPTER 20 UART/SIO 20.2 Configuration of UART/SIO The UART/SIO consists of the following blocks: • UART/SIO serial mode control register 1 (SMC10) • UART/SIO serial mode control register 2 (SMC20) • UART/SIO serial status and data register (SSR0) • UART/SIO serial input data register (RDR0) •...

  • Page 344

    CHAPTER 20 UART/SIO UART/SIO serial mode control register 1 (SMC10) This register controls UART/SIO operation mode. It is used to set the serial data direction (endian), parity and its polarity, stop bit length, operation mode (synchronous/asynchronous), data length, and serial clock. UART/SIO serial mode control register 2 (SMC20) This register controls UART/SIO operation mode.

  • Page 345: Channels Of Uart/sio

    CHAPTER 20 UART/SIO 20.3 Channels of UART/SIO This section describes the channels of UART/SIO. Channels of UART/SIO This series contains 1 channel of UART/SIO. The following table shows the correspondence the channel, pin, and register. Table 20.3-1 Pins of UART/SIO Channel Pin name Pin function...

  • Page 346: Pins Of Uart/sio

    CHAPTER 20 UART/SIO 20.4 Pins of UART/SIO This section describes the pins related to the UART/SIO. Pins Related to UART/SIO The pins associated with UART/SIO are the clock input and output pin (UCK0), serial data output pin (UO0) and serial data input pin (UI). UCK0: Clock input/output pin for UART/SIO.

  • Page 347: Registers Of Uart/sio

    CHAPTER 20 UART/SIO 20.5 Registers of UART/SIO The registers related to UART/SIO are UART/SIO serial mode control register 1 (SMC10), UART/SIO serial mode control register 2 (SMC20), UART/SIO serial status and data register (SSR0), UART/SIO serial output data register (TDR0), and UART/SIO serial input data register (RDR0).

  • Page 348: Uart/sio Serial Mode Control Register 1 (smc10)

    CHAPTER 20 UART/SIO 20.5.1 UART/SIO Serial Mode Control Register 1 (SMC10) UART/SIO serial mode control register 1(SMC10) controls the UART/SIO operation mode. The register is used to set the serial data direction (endian), parity and its polarity, stop bit length, operation mode (synchronous/asynchronous), data length, and serial clock.

  • Page 349

    CHAPTER 20 UART/SIO Table 20.5-1 Functional Description of Each Bit of UART/SIO Serial Mode Control Register 1 (SMC10) Bit name Function This bit sets the serial data direction (endian). Setting this bit to "0" : the bit specifies transmission or reception to be performed sequentially BDS: bit7 Serial data direction...

  • Page 350: Uart/sio Serial Mode Control Register 2 (smc20)

    CHAPTER 20 UART/SIO 20.5.2 UART/SIO Serial Mode Control Register 2 (SMC20) UART/SIO serial mode control register 2 (SMC20) controls the UART/SIO operation mode. The register is used to enable/disable serial clock output, serial data output, transmission/reception, and interrupts and to clear the reception error flag. UART/SIO Serial Mode Control Register 2 (SMC20) Figure 20.5-3 UART/SIO Serial Mode Control Register 2 (SMC20) bit7...

  • Page 351

    CHAPTER 20 UART/SIO Table 20.5-2 Functional Description of Each Bit of UART/SIO Serial Mode Control Register 2 (SMC20) Bit name Function This bit controls the input/output of the serial clock (UCK) pin in clock synchronous mode. Setting the bit to "0" allows the pin to be used as a general-purpose port. SCKE: Setting the bit to "1"...

  • Page 352: Uart/sio Serial Status And Data Register (ssr0)

    CHAPTER 20 UART/SIO 20.5.3 UART/SIO Serial Status and Data Register (SSR0) The UART/SIO serial status and data register (SSR0) indicates the transmission/ reception status and error status of the UART/SIO. UART/SIO Serial Status and Data Register (SSR0) Figure 20.5-4 UART/SIO Serial Status and Data Register (SSR0) Initial value bit7 bit6...

  • Page 353

    CHAPTER 20 UART/SIO Table 20.5-3 Functional Description of Each Bit of UART/SIO Serial Status and Data Register (SSR0) Bit name Function These bits are not used. bit7, 6 Unused • Reading always returns "0". • Writing to the bits has no effect on operation. This flag detects a parity error in receive data.

  • Page 354: Uart/sio Serial Input Data Register (rdr0)

    CHAPTER 20 UART/SIO 20.5.4 UART/SIO Serial Input Data Register (RDR0) The UART/SIO serial input data register (RDR0) is used to input (receive) serial data. UART/SIO Serial Input Data Register (RDR0) Figure 20.5-5 shows the bit configuration of the UART/SIO serial input data register. Figure 20.5-5 UART/SIO Serial Input Data Register (RDR0) Address bit7...

  • Page 355: Uart/sio Serial Output Data Register (tdr0)

    CHAPTER 20 UART/SIO 20.5.5 UART/SIO Serial Output Data Register (TDR0) The UART/SIO serial output data register (TDR0) is used to output (transmit) serial data. UART/SIO Serial Output Data Register (TDR0) Figure 20.5-6 shows the bit configuration of the UART/SIO serial output data register. Figure 20.5-6 UART/SIO Serial Output Data Register (TDR0) Address bit7...

  • Page 356: Interrupts Of Uart/sio

    CHAPTER 20 UART/SIO 20.6 Interrupts of UART/SIO The UART/SIO has six interrupt-related bits: error flag bits (PER, OVE, FER), receive data register full bit (RDRF), transmission data register empty bit (TDRE), and transmission completion flag (TCPL). Interrupts of UART/SIO Table 20.6-1 lists the UART/SIO interrupt control bits and interrupt sources. Table 20.6-1 UART/SIO Interrupt Control Bits and Interrupt Sources Item Description...

  • Page 357: Explanation Of Uart/sio Operations And Setup Procedure Example, Explanation Of Uart/sio Operations And Setup Procedure

    CHAPTER 20 UART/SIO 20.7 Explanation of UART/SIO Operations and Setup Procedure Example The UART/SIO has a serial communication function (operation mode 0, 1). Operation of UART/SIO Operation mode Two operation modes are available in the UART/SIO. Clock synchronous mode (SIO) or clock asynchronous mode (SUAR) can be selected (see Table 20.7-1).

  • Page 358: Operating Description Of Operation Mode 0

    CHAPTER 20 UART/SIO 20.7.1 Operating Description of Operation Mode 0 Operation mode 0 operates as clock asynchronous mode (UART). Operating Description of UART/SIO Operation Mode 0 Clock asynchronous mode (UART) is selected when the MD bit in the UART/SIO serial mode control register 1 (SCM10) is set to 0.

  • Page 359

    CHAPTER 20 UART/SIO The baud rate in clock asynchronous mode can be set in the following range. Table 20.7-3 Baud Rate Setting Range in Clock Asynchronous Mode PSS[1:0] BRS[7:0] (2) to FF (255) "0, 0" to "1, 1" Transfer data format UART can treat data only in NRZ (Non-Return-to-Zero) format.

  • Page 360

    CHAPTER 20 UART/SIO Receiving operation in asynchronous clock mode (UART) Use UART/SIO serial mode control register 1 (SMC10) to select the serial data direction (endian), parity/ non-parity, parity polarity, stop bit length, character bit length, and clock. Reception remains performed as long as the reception operation enable bit (RXE) contains "1". Upon detection of a start bit in receive data with the reception operation enable bit (RXE) set to "1", one frame of data is received according to the data format set in UART/SIO serial control register 1 (SMC10).

  • Page 361

    CHAPTER 20 UART/SIO Reception error in asynchronous clock mode (UART) If any of the following three error flags (PER, FER, OVE) has been set, receive data is not transferred to the UART/SIO serial input data register (RDR0) and the receive data register full (RDRF) bit is not set to "1"...

  • Page 362

    CHAPTER 20 UART/SIO Start bit detection and confirmation of receive data during reception The start bit is detected by a falling of the serial input followed by a succession of three "L" levels after the serial data input is sampled according to the clock (BRCLK) signal provided by the dedicated baud rate generator with the reception operation enable bit (RXE) set to "1".

  • Page 363

    CHAPTER 20 UART/SIO Transmission in asynchronous clock mode Use UART/SIO serial mode control register 1 (SMC10) to select the serial data direction (endian), parity/ non-parity, parity polarity, stop bit length, character bit length, and clock. Either of the following two procedures can be used to initiate the transmission process: •...

  • Page 364

    CHAPTER 20 UART/SIO The TDRE flag is set at the point indicated in the following figure if the preceding piece of transmit data does not exist in the transmission shift register. Figure 20.7-7 Setting Timing 1 for Transmit Data Register Empty Flag (TDRE) (When TXE is "1") "1"...

  • Page 365: Operating Description Of Operation Mode 1

    CHAPTER 20 UART/SIO 20.7.2 Operating Description of Operation Mode 1 Operation mode 1 operates in synchronous clock mode. Operating Description of UART/SIO Operation Mode 1 Setting the MD bit in UART/SIO serial mode control register 1 (SCM10) to 1 selects synchronous clock mode (SIO).

  • Page 366

    CHAPTER 20 UART/SIO Figure 20.7-10 Baud Rate Calculation Formula for Using Dedicated Baud Rate Generator Machine clock (MCLK) [bps] Baud rate value = × × UART baud rate setting register UART prescaler selection register (PSSR) (BRSR) Prescaler selection (PSS1, PSS2) Baud rate setting (BRS7 to BRS0) Serial clock The serial clock signal is outputted under control of the output for transmit data.

  • Page 367

    CHAPTER 20 UART/SIO Figure 20.7-11 Registers Used for Reception in Operation Mode 1 SCM10 (UART/SIO serial mode control register 1) bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 ← Bit No. CBL1 CBL0 SMC10 × × × SCM20 (UART/SIO serial mode control register 2) bit7 bit6 bit5...

  • Page 368

    CHAPTER 20 UART/SIO • Write transmit data to the UART/SIO serial output data register, then set the transmission operation enable bit (TXE) to "1" to generate the serial clock signal and start reception. When 5 to 8-bit serial data is received by the reception shift register, the received data is transferred to the UART/SIO serial input data register (RDR0) and the next piece of serial data can be received.

  • Page 369

    CHAPTER 20 UART/SIO Transmission in UART/SIO operation mode 1 For transmission in operation mode 1, each register is used as follows. Figure 20.7-13 Registers Used for Transmission in Operation Mode 1 SCM10 (UART/SIO serial mode control register 1) ← Bit No. bit7 bit6 bit5...

  • Page 370

    CHAPTER 20 UART/SIO When the use of the external clock signal has been set, serial data transmission starts at the fall of the first serial clock signal after the transmission process is started. A transmission completion interrupt occurs the moment the transmit data register empty (TDRE) bit is set to "1"...

  • Page 371: Sample Programs For Uart/sio

    CHAPTER 20 UART/SIO 20.8 Sample Programs for UART/SIO We provide sample programs that can be used to operate UART/SIO. Sample Programs for UART/SIO For information about the sample programs for UART/SIO, refer to " Sample Programs" in Preface. Setup Methods without Sample Program How to select the operation mode The operation mode selection bit (SMC10.MOD) is used.

  • Page 372

    CHAPTER 20 UART/SIO The transmission operation control bit (SMC20.TXE) is used. What is controlled Transmission operation control bit (TXE) Disabling (stopping) transmission Set the bit to "0" Enabling transmission Set the bit to "1" How to set parity The parity control (SMC10.PEN) and parity polarity (SMC10.TDP) bits are used. Operation Parity control (SMC10.PEN) Parity polarity (SMC10,TDP)

  • Page 373

    CHAPTER 20 UART/SIO How to set the transfer direction The serial data direction control bit (SMC10.BDS) is used. LSB or MSB can be selected for the transfer direction in any operation mode. What is controlled Serial data direction control (BDS) When selecting LSB transfer Set the bit to "0"...

  • Page 374

    CHAPTER 20 UART/SIO How to enable/disable/clear interrupts Interrupt request enable flag, interrupt request flag The interrupt request enable bits (SMC20.RIE, SMC20.TCIE, SMC20.TEIE) are used to enable interrupts. UART reception UART transmission Transmission completion Transmission data Reception interrupt interrupt enable bit register empty interrupt enable bit (RIE) (TCIE)

  • Page 375: Chapter 21 Uart/sio Dedicated Baud Rate Generator

    CHAPTER 21 UART/SIO DEDICATED BAUD RATE GENERATOR This chapter describes the functions and operations of the dedicated baud rate generator of UART/SIO. 21.1 Overview of UART/SIO Dedicated Baud Rate Generator 21.2 Channels of UART/SIO Dedicated Baud Rate Generator 21.3 Registers of UART/SIO Dedicated Baud Rate Generator 21.4 Operating Description of UART/SIO Dedicated Baud Rate Generator...

  • Page 376: Overview Of Uart/sio Dedicated Baud Rate Generator

    CHAPTER 21 UART/SIO DEDICATED BAUD RATE GENERATOR 21.1 Overview of UART/SIO Dedicated Baud Rate Generator The UART/SIO dedicated baud rate generator generates the baud rate for the UART/SIO. The generator consists of the UART/SIO dedicated baud rate generator prescaler selection register (PSSR) and UART/SIO dedicated baud rate generator baud rate setting register (BRSR).

  • Page 377: Channels Of Uart/sio Dedicated Baud Rate Generator

    CHAPTER 21 UART/SIO DEDICATED BAUD RATE GENERATOR 21.2 Channels of UART/SIO Dedicated Baud Rate Generator This section describes the channels of the UART/SIO dedicated baud rate generator. Channels of UART/SIO Dedicated Baud Rate Generator This series contains 1 channel of the UART/SIO dedicated baud rate generator. The following table shows the correspondence the channel and registers.

  • Page 378: Registers Of Uart/sio Dedicated Baud Rate Generator

    CHAPTER 21 UART/SIO DEDICATED BAUD RATE GENERATOR 21.3 Registers of UART/SIO Dedicated Baud Rate Generator The registers related to the UART/SIO dedicated baud rate generator are namely the UART/SIO dedicated baud rate generator prescaler selection register (PSSR) and UART/ SIO dedicated baud rate generator baud rate setting register (BRSR). Registers Related to UART/SIO Dedicated Baud Rate Generator Figure 21.3-1 Registers Related to UART/SIO Dedicated Baud Rate Generator UART/SIO dedicated baud rate generator prescaler selection register (PSSR)

  • Page 379: Uart/sio Dedicated Baud Rate Generator Prescaler Selection Register (pssr)

    CHAPTER 21 UART/SIO DEDICATED BAUD RATE GENERATOR 21.3.1 UART/SIO Dedicated Baud Rate Generator Prescaler Selection Register (PSSR) The UART/SIO dedicated baud rate generator prescaler register (PSSR) controls the output of the baud rate clock and the prescaler. UART/SIO Dedicated Baud Rate Generator Prescaler Selection Register (PSSR) Figure 21.3-2 UART/SIO Dedicated Baud Rate Generator Prescaler Selection Register (PSSR) Initial value bit7...

  • Page 380: Uart/sio Dedicated Baud Rate Generator Baud Rate Setting Register (brsr)

    CHAPTER 21 UART/SIO DEDICATED BAUD RATE GENERATOR 21.3.2 UART/SIO Dedicated Baud Rate Generator Baud Rate Setting Register (BRSR) The UART/SIO dedicated baud rate generator dedicated baud rate generator baud rate setting register (BRSR) controls the baud rate settings. UART/SIO Dedicated Baud Rate Generator Baud Rate Setting Register (BRSR) Figure 21.3-3 UART/SIO Dedicated Baud Rate Generator Baud Rate Setting Register (BRSR) Address bit7...

  • Page 381: Operating Description Of Uart/sio Dedicated Baud Rate Generator

    CHAPTER 21 UART/SIO DEDICATED BAUD RATE GENERATOR 21.4 Operating Description of UART/SIO Dedicated Baud Rate Generator The UART/SIO dedicated baud rate generator serves as the baud rate generator for asynchronous clock mode. Baud Rate Setting The SMC10 register (CKS bit) of the UART/SIO is used to select the serial clock. This selects the UART/ SIO dedicated baud rate generator.

  • Page 382

    CHAPTER 21 UART/SIO DEDICATED BAUD RATE GENERATOR...

  • Page 383

    CHAPTER 22 This chapter describes functions and operations of the 22.1 Overview of I 22.2 I C Configuration 22.3 I C Channels 22.4 I C Bus Interface Pins 22.5 I C Registers 22.6 I C Interrupts 22.7 I C Operations and Setup Procedure Examples 22.8 Notes on Use of I 22.9 Sample Programs for I...

  • Page 384

    CHAPTER 22 I 22.1 Overview of I The I C interface supports the I C bus specification published by Philips. The interface provides the functions of transmission and reception in master and slave modes, detection of arbitration lost, detection of slave address and general call address, generation and detection of start and stop conditions, bus error detection, and MCU standby wakeup.

  • Page 385

    CHAPTER 22 I 22.2 C Configuration C consists of the following blocks: • Clock selector • Clock divider • Shift clock generator • Start/stop condition generation circuit • Start/stop condition detection circuit • Arbitration lost detection circuit • Slave address comparison circuit •...

  • Page 386

    CHAPTER 22 I C Block Diagram Figure 22.2-1 I C Block Diagram I C enable ICCR0 Machine clock Clock divider 1 DMBP Clock selector 1 Clock divider 2 Sync Shift clock generator Clock selector 2 IBSR0 Shift clock edge Bus busy Repeat start Start/stop condition Last bit...

  • Page 387

    CHAPTER 22 I Clock selector, clock divider, and shift clock generator This circuit uses the machine clock to generate the shift clock for the I C bus. Start/stop condition generation circuit When a start condition is transmitted with the bus idle (SCL0 and SDA0 at the "H" level), a master starts communications.

  • Page 388

    CHAPTER 22 I 22.3 C Channels This section describes the I C channels. C Channels This series contains 1 channel of I Table 22.3-1 and Table 22.3-2 show the correspondence among the channels, pins, and registers respectively. Table 22.3-1 I C Pins Channel Pin name...

  • Page 389

    CHAPTER 22 I 22.4 C Bus Interface Pins This section describes the pins of the I C bus interface and gives their block diagram. Pins Related to I C Bus Interface The pins related to the I C bus interface are the SDA0 and SCL0 pins. SDA0 pin The SDA0 pin can serve as a general-purpose I/O port, external interrupt input (hysteresis input), serial data output pin (N-ch open-drain) for 8-bit serial I/O, and I...

  • Page 390

    CHAPTER 22 I...

  • Page 391

    CHAPTER 22 I 22.5 C Registers This section describes the I C registers. C Registers Figure 22.5-1 I C Registers C bus control register 0 (IBCR00) Address bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value 0060 IBCR00 INTS 00000000 AACKK R(RM1),W...

  • Page 392

    CHAPTER 22 I 22.5.1 C Bus Control Registers (IBCR00, IBCR10) The I C bus control registers are used to select the operating mode and to enable or disable interrupts, acknowledgment, general call acknowledgment, and MCU standby wakeup function. C Bus Control Register 0 (IBCR00) Figure 22.5-2 I C Bus Control Register 0 (IBCR00) bit7...

  • Page 393

    CHAPTER 22 I Table 22.5-1 I C Bus Control Register 0 (IBCR00) (1 / 2) Bit name Function This bit controls the address ACK when the first byte is transmitted. Setting the bit to "0": Causes the address ACK to be output automatically. (The address ACK is returned automatically if the slave address matches.) Setting the bit to "1": Prevents the address ACK from being output.

  • Page 394

    CHAPTER 22 I Table 22.5-1 I C Bus Control Register 0 (IBCR00) (2 / 2) Bit name Function This bit enables or disables stop detection interrupts. SPE: • A stop detection interrupt request is generated if this bit and the IBCR00:SPF bit are both "1". bit2 Stop detection interrupt Setting the bit to "0": Disables stop detection interrupts.

  • Page 395

    CHAPTER 22 I...

  • Page 396

    CHAPTER 22 I C Bus Control Register 1 (IBCR10) Figure 22.5-3 I C Bus Control Register 1 (IBCR10) bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value Address BEIE INTE 00000000 DACKE GACKE 0061 IBCR10 R(RM1),W R0,W R(RM1),W Transfer completion interrupt request flag bit Read Write Data transfer not completed...

  • Page 397

    CHAPTER 22 I Table 22.5-2 I C Bus Control Register 1 (IBCR10) (1 / 2) Bit name Function This bit is used to detect bus errors. • A bus error interrupt request is generated if this bit and the IBCR10:BEIE bit are both "1". •...

  • Page 398

    CHAPTER 22 I Table 22.5-2 I C Bus Control Register 1 (IBCR10) (2 / 2) Bit name Function This bit is used to detect transfer completion. • A transfer completion interrupt request is generated if this bit and the IBCR10:INTE bit are both "1".

  • Page 399

    CHAPTER 22 I...

  • Page 400

    CHAPTER 22 I 22.5.2 C Bus Status Register (IBSR0) The IBSR0 register contains the status of the I C interface. C Bus Status Register (IBSR0) Figure 22.5-4 I C Bus Status Register (IBSR0) bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value Address...

  • Page 401

    CHAPTER 22 I Table 22.5-3 I C Bus Status Register (IBSR0) Bit name Function This bit indicates the bus status. bit7 • This bit is set to "1" when a start condition is detected. Bus busy bit • This bit is set to "0" when a stop condition is detected. This bit is used to detect repeated start conditions.

  • Page 402

    CHAPTER 22 I 22.5.3 C Data Register (IDDR0) The IDDR0 register is used to set the data or address to send and to hold the data or address received. C Data Register (IDDR0) Figure 22.5-5 I C Data Register (IDDR0) C data register (IDDR0) Address bit7...

  • Page 403

    CHAPTER 22 I 22.5.4 C Address Register (IAAR0) The IAAR0 register is used to set the slave address. C Address Register (IAAR0) Figure 22.5-6 I C Address Register (IAAR0) C address register (IAAR0) Address bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value...

  • Page 404

    CHAPTER 22 I 22.5.5 C Clock Control Register (ICCR0) The ICCR0 register is used to enable I C operation and select the shift clock frequency. C Clock Control Register (ICCR0) Figure 22.5-7 I C Clock Control Register (ICCR0) bit7 bit6 bit5 bit4 bit3...

  • Page 405

    CHAPTER 22 I Table 22.5-4 I C Clock Control Register (ICCR0) Bit name Function This bit is used to bypass the divider m to generate the shift clock frequency. Setting the bit to "1": Bypasses the divider m. DMBP: bit7 Setting the bit to "0": Sets the value set in CS3 and CS4 as the divider m value.

  • Page 406

    CHAPTER 22 I 22.6 C Interrupts The I C interface has a transfer interrupt and a stop interrupt which are triggered by the following events. • Transfer interrupt A transfer interrupt occurs either upon completion of data transfer or when a bus error occurs.

  • Page 407

    CHAPTER 22 I Stop Interrupt Table 22.6-2 shows the stop interrupt control bits and I C interrupt sources (trigger events). Table 22.6-2 Stop Interrupt Control Bits and I C Interrupt Sources Detection of MCU wakeup from Detection of stop condition arbitration lost stop/watch mode IBCR00:SPF = "1"...

  • Page 408

    CHAPTER 22 I Registers and Vector Table Related to I C Interrupts Table 22.6-3 Registers and Vector Table Related to I C Interrupts Interrupt Level Setting register Vector table address Interrupt Interrupt source request No. Register Setting bit Upper Lower FFDA FFDB ch.0*...

  • Page 409

    CHAPTER 22 I 22.7 C Operations and Setup Procedure Examples This section describes the operation of I Operation of I C interface The I C interface is an eight-bit serial interface synchronized with a shift clock. It conforms to the I C bus specification defined by Philips.

  • Page 410

    CHAPTER 22 I 22.7.1 C Interface The I C interface is an eight-bit serial interface synchronized with the shift clock. It conforms to the I C bus specification defined by Philips. C System The I C bus system uses the serial data line (SDA0) and serial clock line (SCL0) for data transfers. All the devices connected to the bus require open drain or open collector outputs which must be connected with a pull-up resistor.

  • Page 411

    CHAPTER 22 I Start Conditions While the bus is idle (SCL0 and SDA0 are both at the logical "H" level), the master generates a start condition to start transmission. As shown in Figure 22.7-1, a start condition is triggered when the SDA0 line is changed from "H"...

  • Page 412

    CHAPTER 22 I Acknowledgment An acknowledgment is sent by the receiver in the ninth clock cycle for data byte transfer by the sender based on the following conditions. An address acknowledgment is generated in the following cases. • The received address matches the address set in IAAR0, and the address acknowledgment is output automatically (IBCR00:AACKX = 0).

  • Page 413

    CHAPTER 22 I General Call Address A general call address consists of the start address byte (00 ) and the second address byte that follows. To use a general call address, you must set IBCR10:GACKE=1 before the acknowledge of the first byte general call address.

  • Page 414

    CHAPTER 22 I Stop Condition The master can release the bus and end communications by generating a stop condition. Changing the SDA0 line from "L" to "H" while SCL0 is "H" generates a stop condition. This signals to the other devices on the bus that the master has finished communications (referred to below as "bus free").

  • Page 415

    CHAPTER 22 I • Conditions (2) in which no interrupt is generated due to arbitration lost If the program enables I C operation (by setting the ICCR0:EN bit to "1") and triggers a start condition (by setting the IBCR10:MSS bit to "1") when the I C bus is in use by another master.

  • Page 416

    CHAPTER 22 I The following sample flowchart illustrates the procedure: Figure 22.7-5 Sample Flowchart Enable AL interrupts (IBCR00:ALE = "1"). Set master mode. Set the MSS bit in I C bus control register 1 (IBCR10) to "1". IBCR00:ALF = 1 IBSR0:BB = 0 Write "0"...

  • Page 417: Function To Wake Up The Mcu From Standby Mode

    CHAPTER 22 I 22.7.2 Function to Wake up the MCU from Standby Mode The wakeup function enables the I C macro to be accessed while the MCU is in stop or watch mode. Function to Wake Up the MCU from Standby Mode The I C macro includes a function to wake up the MCU from standby mode.

  • Page 418

    CHAPTER 22 I The following sample flowchart illustrates the wakeup function. Figure 22.7-8 Sample Flow Procedure for transition to stop/watch mode IBSR0:BB = 0 Enable wakeup function by setting IBCR00:WUE = "1". IBSR0:BB = 0 IBCR00:WUE = 0 Write "0" to IBCR00:ALE Go to stop/watch mode.

  • Page 419

    CHAPTER 22 I 22.8 Notes on Use of I This section summarizes notes on using the I C interface. Notes on Use of I Notes on setting I C interface registers • Operation of the I C interface must be enabled (ICCR0:EN) before setting the I C bus control registers (IBCR00 and IBCR10).

  • Page 420

    CHAPTER 22 I Notes on selecting the transfer complete timing • The transfer complete timing select bit (IBCR00:INTS) is valid only during data reception (IBSR10:TRX = 0 and IBSR10:FBT = 0). • In cases other than data reception (IBSR10:TRX = 1 or IBSR10:FBT = 1), the transfer completion interrupt (IBCR10:INT) is always generated in the ninth SCL0 cycle.

  • Page 421

    CHAPTER 22 I 22.9 Sample Programs for I Fujitsu provides sample programs for operating the I C interface. C Sample Programs For I C sample programs, see " Sample Programs" in Preface. Setting Methods Other than Those in Sample Programs...

  • Page 422

    CHAPTER 22 I Controlling I C address acknowledgment Use the address acknowledge disable bit (IBCR00.AACKX). Control Address acknowledge disable bit (AACKX) To enable address acknowledge output Set the bit to "0". To disable address acknowledge output Set the bit to "1" Controlling I C data acknowledgment Use the data acknowledge enable bit (IBCR10.DACKE).

  • Page 423

    CHAPTER 22 I Interrupt related register To set the interrupt level, use the following interrupt level setting register. Interrupt source Interrupt level setting register Interrupt vector Interrupt level register (ILR2) ch.0 Address: 0007B Address: 0FFE6 Enabling, disabling, and clearing interrupts Interrupt request enable flag and interrupt request flag •...

  • Page 424

    CHAPTER 22 I • Stop interrupt (Stop condition detection interrupt) To enable interrupts, use the interrupt request enable bit (IBCR00.SPE). Control Interrupt request enable bit (SPE) To disable interrupt requests Set the bit to "0". To enable interrupt requests Set the bit to "1". To clear interrupt requests, use the interrupt request flag (IBCR00.SPF).

  • Page 425: Chapter 23 10-bit A/d Converter

    CHAPTER 23 10-BIT A/D CONVERTER This chapter describes the functions and operations of the 10-bit A/D converter. 23.1 Overview of 10-bit A/D Converter 23.2 Configuration of 10-bit A/D Converter 23.3 Pins of 10-bit A/D Converter 23.4 Registers of 10-bit A/D Converter 23.5 Interrupts of 10-bit A/D Converter 23.6 Operations of 10-bit A/D Converter and Its Setup Procedure Examples...

  • Page 426: Overview Of 10-bit A/d Converter

    CHAPTER 23 10-BIT A/D CONVERTER 23.1 Overview of 10-bit A/D Converter The 10-bit A/D converter is a 10-bit successive approximation type of 10-bit A/D converter. It can be started via software, external trigger, and internal clock, with one input signal selected from among multiple analog input pins. A/D Conversion Functions The A/D converter converts analog voltages (input voltages) input to an analog input pin to 10-bit digital values.

  • Page 427: Configuration Of 10-bit A/d Converter

    CHAPTER 23 10-BIT A/D CONVERTER 23.2 Configuration of 10-bit A/D Converter The 10-bit A/D converter consists of the following blocks: • Clock selector (input clock selector for starting A/D conversion) • Analog channel selector • Sample-and-hold circuit • Control circuit •...

  • Page 428

    CHAPTER 23 10-BIT A/D CONVERTER Clock selector This block selects the A/D conversion clock with continuous activation enabled (ADC2:EXT = 1). Analog channel selector This circuit selects one of multiple analog input pins. Sample-and-hold circuit This circuit holds the input voltage selected by the analog channel selector. This enables A/D conversion to be performed without being affected by variation in input voltage during conversion (comparison) by sampling and holding the input voltage immediately after starting A/D conversion.

  • Page 429: Pins Of 10-bit A/d Converter

    CHAPTER 23 10-BIT A/D CONVERTER 23.3 Pins of 10-bit A/D Converter This section describes the pins of the 10-bit A/D converter. Pins of 10-bit A/D Converter This series has 8 channels of analog input pin. Analog input pins also serve as general-purpose I/O ports. AN07 to AN00 Pin AN07 to AN00: When using the A/D conversion function, input the analog voltage you wish to convert to one of these pins.

  • Page 430

    CHAPTER 23 10-BIT A/D CONVERTER...

  • Page 431: Registers Of 10-bit A/d Converter

    CHAPTER 23 10-BIT A/D CONVERTER 23.4 Registers of 10-bit A/D Converter The 10-bit A/D converter has four registers: A/D control register 1 (ADC1), A/D control register 2 (ADC2), A/D data register H (ADDH), and A/D data register L (ADDL). List of 10-bit A/D Converter Registers Figure 23.4-1 lists the registers of the 10-bit A/D converter.

  • Page 432: A/d Control Register 1 (adc1)

    CHAPTER 23 10-BIT A/D CONVERTER 23.4.1 A/D Control Register 1 (ADC1) A/D control register 1 (ADC1) is used to enable and disable individual functions of the 10-bit A/D converter, select an analog input pin, and to check the states. A/D Control Register 1 (ADC1) Figure 23.4-2 A/D Control Register 1 (ADC1) Address bit7...

  • Page 433

    CHAPTER 23 10-BIT A/D CONVERTER Table 23.4-1 Functions of Bits in A/D Control Register 1 (ADC1) Bit name Function Select the analog input pin to be used from among AN00 to AN07. bit7 ANS3, ANS2, Note that the number of analog input pins differs depending on the series. bit6 ANS1, ANS0: •...

  • Page 434: A/d Control Register 2 (adc2)

    CHAPTER 23 10-BIT A/D CONVERTER 23.4.2 A/D Control Register 2 (ADC2) A/D control register 2 (ADC2) selects the 10-bit A/D converter function, selects the input clock, and performs interrupt and status checking. A/D Control Register 2 (ADC2) Figure 23.4-3 A/D Control Register 2 (ADC2) Address bit7 bit6...

  • Page 435

    CHAPTER 23 10-BIT A/D CONVERTER Table 23.4-2 Functions of Bits in A/D Control Register 2 (ADC2) Bit name Function This bit selects the resolution of A/D conversion. When set to "0": The bit selects 10-bit precision. AD8: When set to "1": The bit selects 8-bit precision, in which case eight bits of data can be read from bit7 Precision select bit the ADDL register.

  • Page 436: A/d Data Registers (addh, Addl)

    CHAPTER 23 10-BIT A/D CONVERTER 23.4.3 A/D Data Registers (ADDH, ADDL) The A/D data registers (ADDH, ADDL) contain the results of 10-bit A/D conversion. The high-order two bits of 10-bit data correspond to the ADDH register; the low-order eight bits correspond to the ADDL register. A/D Data Registers (ADDH, ADDL) Figure 23.4-4 A/D Data Registers (ADDH, ADDL) ADDH...

  • Page 437: Interrupts Of 10-bit A/d Converter

    CHAPTER 23 10-BIT A/D CONVERTER 23.5 Interrupts of 10-bit A/D Converter An interrupt source of the 10-bit A/D converter is as follows: • Completion of conversion when A/D conversion functions are operating. Interrupts During 10-bit A/D Converter Operation When A/D conversion is completed, the interrupt request flag bit (ADC1: ADI) is set to "1". Then if the interrupt request enable bit is enabled (ADC2: ADIE = 1), an interrupt request is issued to the interrupt controller.

  • Page 438: Operations Of 10-bit A/d Converter And Its Setup Procedure Examples

    CHAPTER 23 10-BIT A/D CONVERTER 23.6 Operations of 10-bit A/D Converter and Its Setup Procedure Examples The EXT bit in the ADC1 register can be used to select the software activation or continuous activation of the 10-bit A/D converter. Operations of 10-bit A/D Converter's Conversion Function Software activation The settings shown in Figure 23.6-1 are required for software activation of the A/D conversion function.

  • Page 439

    CHAPTER 23 10-BIT A/D CONVERTER Continuous activation The settings shown in Figure 23.6-2 are required for continuous activation of the A/D conversion function. Figure 23.6-2 Settings for A/D Conversion Function (Continuous Activation) bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 ADC1 ANS3 ANS2...

  • Page 440

    CHAPTER 23 10-BIT A/D CONVERTER Setup Procedure Example Follow the procedure below to set up the 10-bit A/D converter: Initialization 1) Set the port for input (DDR1). 2) Set the interrupt level (ILR4). 3) Enable A/D input (ADC1:ANS0 to ANS3). 4) Set the sampling time (ADC2:TIM1, TIM0).

  • Page 441: Notes On Use Of 10-bit A/d Converter

    CHAPTER 23 10-BIT A/D CONVERTER 23.7 Notes on Use of 10-bit A/D Converter This section summarizes notes on using the 10-bit A/D converter. Notes on Use of 10-bit A/D Converter Notes on programmed setup • When the A/D conversion function is used, the contents of the ADDH and ADDL registers are retained upon completion of A/D conversion.

  • Page 442: Sample Programs For 10-bit A/d Converter

    CHAPTER 23 10-BIT A/D CONVERTER 23.8 Sample Programs for 10-bit A/D Converter Fujitsu provides sample programs to operate the 10-bit A/D converter. Sample Programs for 10-bit A/D Converter For sample programs for the 10-bit A/D converter, see " Sample Programs" in Preface.

  • Page 443

    CHAPTER 23 10-BIT A/D CONVERTER • Activation using the input clock A startup trigger is generated at the rise of the input clock signal. To select the input clock, use the external start signal select bit (ADC2.ADCK). External start signal select bit Input clock (ADC2.ADCK) To select the ADTG input pin...

  • Page 444

    CHAPTER 23 10-BIT A/D CONVERTER Checking the completion of conversion The following two methods can be used to check whether conversion has been completed. • Checking with the interrupt request flag bit (ADC1.ADI) (ADI) Meaning The value read is "0". A/D conversion completed with no interrupt request The value read is "1".

  • Page 445: Chapter 24 Lcd Controller

    CHAPTER 24 LCD CONTROLLER This chapter describes the functions and operations of the LCD controller. 24.1 Overview of LCD Controller 24.2 Configuration of LCD Controller 24.3 Pins of LCD Controller 24.4 Registers of LCD Controller 24.5 LCD Controller Display RAM 24.6 Operations of LCD Controller 24.7 Notes on Use of LCD Controller...

  • Page 446: Overview Of Lcd Controller

    CHAPTER 24 LCD CONTROLLER 24.1 Overview of LCD Controller The LCD controller contains 14 bytes of display data memory and controls LCD display via 4 common outputs and 28 segment outputs. It offers a choice of three different duty outputs to directly drive the LCD panel (liquid crystal display device). Functions of LCD Controller The LCD controller uses its segment and common outputs to display the contents of display data memory (display RAM) directly on the LCD panel (liquid crystal display device).

  • Page 447: Configuration Of Lcd Controller

    CHAPTER 24 LCD CONTROLLER 24.2 Configuration of LCD Controller The LCD controller consists of the following blocks, which are divided functionally into a controller section that generates the segment and common signals based on the content of display RAM and a driver section that drives the LCD. Controller section •...

  • Page 448

    CHAPTER 24 LCD CONTROLLER power supply. LCDC enable registers 1 to 5 (LCDCE1 to 5) These registers are used to control port inputs, blink interval, and pins. LCDC blinking setting registers 1, 2 (LCDCB1/2) These registers are used to turn blinking on or off & operate in product with dual clock system. in the product with single clock system, this function is disabled, the LCDCB1/2 has no effec Display RAM 28 x 4 bits of RAM for generating segment output signals.

  • Page 449: Internal Driver Resistors For Lcd Controller

    CHAPTER 24 LCD CONTROLLER 24.2.1 Internal Driver Resistors for LCD Controller with internal divider resistors, the power supply voltage for the LCD driver is generated by the internal divider resistors (external divider resistors can also be connected). Internal Divider Resistors Internal divider resistors are included7.

  • Page 450

    CHAPTER 24 LCD CONTROLLER Use of Internal Divider Resistors and Brightness Control When internal divider resistors are used on a 3V model, the internal 2R resistor reduces the V1, V2, and V3 voltages accordingly. Figure 24.2-3 shows the case when the internal divider resistors are used.

  • Page 451: External Divider Resistors For Lcd Controller

    CHAPTER 24 LCD CONTROLLER 24.2.2 External Divider Resistors for LCD Controller Models allow external divider resistors to be connected to the V1 to V3 pins. Also, the brightness can be adjusted by connecting a variable resistor between the V and V3 pins. External Divider Resistors If not using the internal divider resistors , you can connect external divider resistors to the LCD drive power supply pins (V1 to V3) instead.

  • Page 452

    CHAPTER 24 LCD CONTROLLER Use of External Divider Resistors As the V1 pin is connected to V (GND) internally via a transistor, when using external divider resistors, you can shut off the current flowing to the resistors when the LCD controller is halted by connecting the V end of the divider resistors to the V1 pin.

  • Page 453: Pins Of Lcd Controller

    CHAPTER 24 LCD CONTROLLER 24.3 Pins of LCD Controller This section describes the pins of the LCD controller. Pins of LCD Controller The pins related to the LCD controller are: 4 common output pins (COM0 to COM3), 28 segment output pins (SEG0 to SEG23, SEG28 to SEG31), and 4 LCD drive power supply pins (V1 to V3). The number of segment output pins differs for each MCU series.

  • Page 454

    CHAPTER 24 LCD CONTROLLER Block Diagram of LCD-related Pins Figure 24.3-1 Block Diagram of LCD-related Pins (V1 to V3) Peripheral function input Peripheral function output enable Peripheral function output Hysteresis Pull-up Automotive PDR read Selectalbe only P94 and P95 PDR write In bit operation instruction DDR read DDR write...

  • Page 455

    CHAPTER 24 LCD CONTROLLER Figure 24.3-2 Block Diagram of LCD-related Pins (COM0 to COM3) LCD output LCD enable Hysteresis PDR read Automotive PDR write At bit operation instruction DDR read DDR write Stop, watch (SPL=1) ILSR2 read ILSR2 ILSR2 write...

  • Page 456

    CHAPTER 24 LCD CONTROLLER Figure 24.3-3 Block Diagram of LCD-related Pins (S00 to S07) LCD output Peripheral function input LCD enable Peripheral function input enable Peripheral function output Peripheral function output enable Hysteresis PDR read Automotive PDR write At bit operation instruction Selectable only PB0 DDR read DDR write...

  • Page 457

    CHAPTER 24 LCD CONTROLLER Figure 24.3-5 Block Diagram of LCD-related Pins (S16 to S21) LCD output Peripheral function input Peripheral function input enable LCD output enable Peripheral function output enable Peripheral function output Hysteresis PDR read Automotive PDR write In bit operation instruction DDR read DDR write Stop, Watch (SPL=1)

  • Page 458

    CHAPTER 24 LCD CONTROLLER Figure 24.3-7 Block Diagram of LCD-related Pins (S28 to S31) LCD output Peripheral function input LCD enable Peripheral function input enable Hysteresis PDR read Automotive PDR write At bit operation instruction DDR read DDR write Stop, watch (SPL=1) ILSR3 read ILSR3 ILSR3 write...

  • Page 459: Registers Of Lcd Controller

    CHAPTER 24 LCD CONTROLLER 24.4 Registers of LCD Controller This section describes the registers of the LCD controller. LCD Controller Register List Figure 24.4-1 LCD Controller Registers LCDC control register (LCDCC) Address bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Initial value 0FC4 LCDEN...

  • Page 460: Lcdc Control Register (lcdcc)

    CHAPTER 24 LCD CONTROLLER 24.4.1 LCDC Control Register (LCDCC) The LCDC control register (LCDCC) is used to set the clock, display mode, and power supply control. LCDC Control Register (LCDCC) Figure 24.4-2 LCDC Control Register (LCDCC) Address bit7 bit6 bit5 bit4 bit3 bit2...

  • Page 461

    CHAPTER 24 LCD CONTROLLER Table 24.4-1 Functions of Bits in LCDC Control Register (LCDCC) Bit name Function Selects the clock to generate the frame period for LCD display.(in product of single system clock, always write "0" to this bit) • When this bit is "0", the LCD controller operates with the output of the timebase timer driven by the main clock oscillation.

  • Page 462: Lcdc Enable Register 1 (lcdce1)

    CHAPTER 24 LCD CONTROLLER 24.4.2 LCDC Enable Register 1 (LCDCE1) LCDC enable register 1(LCDCE1) is used to control port input, set the blink cycle, and enable LCD pins. LCDC Enable Register 1 (LCDCE1) Figure 24.4-3 LCDC Enable Register 1 (LCDCE1) Address bit7 bit6...

  • Page 463

    CHAPTER 24 LCD CONTROLLER Table 24.4-2 Functions of Bits in LCDC Enable Register 1 (LCDCE1) Bit name Function Controls the port I/O pins that also serve as segment or common outputs. Setting the bit to "0": Shuts off the port inputs and suppresses shoot-through current during LCD output.

  • Page 464: Lcd Enable Registers 2 To 5 (lcdce2 To 5)

    CHAPTER 24 LCD CONTROLLER 24.4.3 LCD Enable Registers 2 to 5 (LCDCE2 to 5) LCD enable registers 2 to 5 (LCDCE2 to 5) are used to enable the individual segment pins for output. LCD Enable Registers 2 to 5 (LCDCE2 to 5) Figure 24.4-4 LCD Enable Registers 2 to 5 (LCDCE2 to 5) LCDCE2 bit7...

  • Page 465: Lcdc Blinking Setting Registers 1/2 (lcdcb1/2)

    CHAPTER 24 LCD CONTROLLER 24.4.4 LCDC Blinking Setting Registers 1/2 (LCDCB1/2) LCDC blinking setting registers 1/2 (LCDCB1/2) are used to turn blinking on or off LCDC Blinking Setting Registers 1/2 (LCDCB1/2) Figure 24.4-5 LCDC Blinking Setting Registers 1/2 (LCDCB1/2) LCDCB1 bit7 bit6 bit5...

  • Page 466: Lcd Controller Display Ram

    CHAPTER 24 LCD CONTROLLER 24.5 LCD Controller Display RAM Display RAM is a 28 x 4 bits (14 bytes) of display data memory used to generate segment output signals. Display RAM and Output Pins The contents of display RAM are read automatically in synchronization with the common signal selection timing and output from the segment output pins.

  • Page 467: Operations Of Lcd Controller

    CHAPTER 24 LCD CONTROLLER 24.6 Operations of LCD Controller This section describes the operations of the LCD controller. Operations of LCD Controller Figure 24.6-1 shows the settings required for LCD display. Figure 24.6-1 LCD Controller Settings bit7 bit6 bit5 bit4 bit3 bit2 bit1...

  • Page 468

    CHAPTER 24 LCD CONTROLLER • To use the blink function(only in product with dual clock system), set the corresponding bits in LCDC blinking setting registers 1 and 2 (LCDCB1/2) to "1" (ON). The blinking interval can be selected from two options by using the BLSEL bit in the LCDC control register (LCDCC). Note: If the selected frame period generation clock halts during LCD display operation, the AC waveform generator circuit also halts and therefore a DC voltage is applied to the liquid crystal elements.

  • Page 469: Output Waveform During Lcd Controller Operation (1/2 Duty)

    CHAPTER 24 LCD CONTROLLER 24.6.1 Output Waveform during LCD Controller Operation (1/2 Duty) The display drive output is a multiplex drive type of 2-frame alternating waveform. In 1/2 duty mode, only COM0 and COM1 are used for display. Neither COM2 nor COM3 is used.

  • Page 470

    CHAPTER 24 LCD CONTROLLER Figure 24.6-2 1/2 Bias, 1/2 Duty Output Waveform Example COM0 V1=Vss COM1 V2=V1 V1=Vss COM2 V1=Vss COM3 V1=Vss SEG n V1=Vss SEG n+1 V1=Vss V3(ON) Potential difference between COM0 and SEG n -V3(ON) V3(ON) Potential difference between COM1 and SEG n -V3(ON)

  • Page 471: Output Waveform During Lcd Controller Operation (1/3 Duty)

    CHAPTER 24 LCD CONTROLLER 24.6.2 Output Waveform during LCD Controller Operation (1/3 Duty) In 1/3 duty mode, COM0, COM1, and COM2 are used for display. COM3 is not used. 1/3 Bias, 1/3 Duty Output Waveform Example Those liquid crystal elements are turned "ON" for display which has the maximum potential difference between the common and segment outputs.

  • Page 472

    CHAPTER 24 LCD CONTROLLER Figure 24.6-3 1/3 Bias, 1/3 Duty Output Waveform Example COM0 COM1 COM2 COM3 SEG n SEG n+1 V3(ON) Potential difference between COM0 and SEG n -V3(ON) V3(ON) Potential difference between COM1 and SEG n -V3(ON) V3(ON) Potential difference between COM2 and SEG n...

  • Page 473: Output Waveform During Lcd Controller Operation (1/4 Duty)

    CHAPTER 24 LCD CONTROLLER 24.6.3 Output Waveform during LCD Controller Operation (1/4 Duty) In 1/4 duty mode, all of COM0, COM1, COM2, and COM3 are used for display. 1/3 Bias, 1/4 Duty Output Waveform Example Those liquid crystal elements are turned "ON" for display which has the maximum potential difference between the common and segment outputs.

  • Page 474

    CHAPTER 24 LCD CONTROLLER Figure 24.6-4 1/3 Bias, 1/4 Duty Output Waveform Example COM0 COM1 COM2 COM3 SEG n SEG n+1 V3(ON) Potential difference between COM0 and SEG n -V3(ON) V3(ON) Potential difference between COM1 and SEG n -V3(ON) V3(ON) Potential difference between COM2 and SEG n...

  • Page 475: Notes On Use Of Lcd Controller

    CHAPTER 24 LCD CONTROLLER 24.7 Notes on Use of LCD Controller This section gives notes on using the LCD controller. Notes on Use of LCD Controller • The 1/2 bias setting is for use with external divider resistors. • To use LCD pins for ports, set the PICTL bit in LCDC enable register 1 (LCDCE1) to "1" and the corresponding select bits (COM/SEG) in LCDC enable registers 1 to 5 to "0".

  • Page 476

    CHAPTER 24 LCD CONTROLLER...

  • Page 477: Chapter 25 Low-voltage Detection Reset Circuit

    CHAPTER 25 LOW-VOLTAGE DETECTION RESET CIRCUIT This chapter describes the functions and operations of the low-voltage detection reset circuit. 25.1 Overview of Low-voltage Detection Reset Circuit 25.2 Configuration of Low-voltage Detection Reset Circuit 25.3 Pins of Low-voltage Detection Reset Circuit 25.4 Operations of Low-voltage Detection Reset Circuit...

  • Page 478: Overview Of Low-voltage Detection Reset Circuit

    CHAPTER 25 LOW-VOLTAGE DETECTION RESET CIRCUIT 25.1 Overview of Low-voltage Detection Reset Circuit The low-voltage detection reset circuit monitors the power supply voltage and generates a reset signal if the voltage drops below the detection voltage level (available as an option to 5-V products only). Low-voltage Detection Reset Circuit This circuit monitors the power supply voltage and generates a reset signal if the voltage drops below the detection voltage level.

  • Page 479: Configuration Of Low-voltage Detection Reset Circuit

    CHAPTER 25 LOW-VOLTAGE DETECTION RESET CIRCUIT 25.2 Configuration of Low-voltage Detection Reset Circuit Figure 25.2-1 is a block diagram of the low-voltage detection reset circuit. Block Diagram of Low-voltage Detection Reset Circuit Figure 25.2-1 Block Diagram of Low-voltage Detection Reset Circuit Reset signal Vref...

  • Page 480: Pins Of Low-voltage Detection Reset Circuit

    CHAPTER 25 LOW-VOLTAGE DETECTION RESET CIRCUIT 25.3 Pins of Low-voltage Detection Reset Circuit This section explains the pins of the low-voltage detection reset circuit. Pins Related to Low-voltage Detection Reset Circuit The low-voltage detection reset circuit monitors the voltage at this pin. This pin is a GND pin serving as the reference for voltage detection.

  • Page 481: Operations Of Low-voltage Detection Reset Circuit

    CHAPTER 25 LOW-VOLTAGE DETECTION RESET CIRCUIT 25.4 Operations of Low-voltage Detection Reset Circuit The low-voltage detection reset circuit generates a reset signal if the power supply voltage falls below the detection voltage. Operations of Low-voltage Detection Reset Circuit The low-voltage detection reset circuit generates a reset signal if the power supply voltage falls below the detection voltage.

  • Page 482

    CHAPTER 25 LOW-VOLTAGE DETECTION RESET CIRCUIT...

  • Page 483: Chapter 26 Clock Supervisor

    CHAPTER 26 CLOCK SUPERVISOR This chapter describes the functions and operations of the clock supervisor. 26.1 Overview of Clock Supervisor 26.2 Configuration of Clock Supervisor 26.3 Registers of Clock Supervisor 26.4 Operations of Clock Supervisor 26.5 Precautions when Using Clock Supervisor...

  • Page 484: Overview Of Clock Supervisor

    CHAPTER 26 CLOCK SUPERVISOR 26.1 Overview of Clock Supervisor The clock supervisor prevents the situation which is out of control, when main clock and sub clock (only on dual clock products) oscillations have halted. This function switches to an CR clock generated in internal CR oscillator circuit, if main clock and sub clock oscillations have halted.

  • Page 485: Configuration Of Clock Supervisor

    CHAPTER 26 CLOCK SUPERVISOR 26.2 Configuration of Clock Supervisor The clock supervisor consists of the following blocks: • Control circuit • CR oscillator circuit • Main clock monitor • Sub clock monitor • Main clock selector • Sub clock selector •...

  • Page 486

    CHAPTER 26 CLOCK SUPERVISOR Control circuit This block controls the clocks, resets, and other settings based on the information in the CSV control register (CSVCR). CR oscillator circuit This block is a internal CR oscillator circuit. The oscillation can be turned on or off via a control signal from the control circuit.

  • Page 487: Registers Of Clock Supervisor

    CHAPTER 26 CLOCK SUPERVISOR 26.3 Registers of Clock Supervisor This section describes the clock supervisor registers. Clock Supervisor Register Figure 26.3-1 shows the register of the clock supervisor. Figure 26.3-1 Clock Supervisor Register Clock supervisor control register (CSVCR) Address Initial value Reserved MSVE SSVE...

  • Page 488: Clock Supervisor Control Register (csvcr)

    CHAPTER 26 CLOCK SUPERVISOR 26.3.1 Clock Supervisor Control Register (CSVCR) The clock supervisor control register (CSVCR) is used to enable the various functions and to check the status. Clock Supervisor Control Register (CSVCR) Figure 26.3-2 Clock Supervisor Control Register (CSVCR) Initial value Address MSVE SSVE SRST...

  • Page 489: Chapter 26 Clock Supervisor

    CHAPTER 26 CLOCK SUPERVISOR Table 26.3-1 Functions of Bits in Clock Supervisor Control Register (CSVCR) Bit name Function This bit is reserved. bit7 Reserved bit Write "0" to this bit. The read value is always "0". This bit is read-only, and this bit indicates that a main clock oscillation halt has been detected. When set to "1": The bit indicates that a main clock oscillation halt has been detected.

  • Page 490: Operations Of Clock Supervisor

    CHAPTER 26 CLOCK SUPERVISOR 26.4 Operations of Clock Supervisor This section describes the operations of the clock supervisor. Operations of Clock Supervisor The clock supervisor monitors the main clock and sub clock oscillations. If main clock and sub clock oscillations have halted, the device switches to an CR clock and generates a reset. The following describes the operation in each clock mode.

  • Page 491

    CHAPTER 26 CLOCK SUPERVISOR Example Operation Flowchart for the Clock Supervisor Figure 26.4-1 Example Operation Flowchart for the Clock Supervisor Power on Has the main oscillation started? Wait for reset state (oscillation stabilization wait) Oscillation restarts Main clock operation CR clock Oscillation operation halted?

  • Page 492

    CHAPTER 26 CLOCK SUPERVISOR Example Startup Flowchart when using the Clock Supervisor Inserting checking process of the main clock stop detection bit (CSVCR:MM) enables user programs to control the Fail Safe routine. Figure 26.4-2 shows the example startup flowchart when using the clock supervisor. Figure 26.4-2 Example Startup Flowchart when using the Clock Supervisor Reset generated CSVCR:MM=1 ?

  • Page 493: Precautions When Using Clock Supervisor

    CHAPTER 26 CLOCK SUPERVISOR 26.5 Precautions when Using Clock Supervisor Take note of the following points when using the clock supervisor. Precautions when using the Clock Supervisor Operation of the clock supervisor at power on When the power is turned on, the clock supervisor starts monitoring after the oscillation stabilization wait time for the main clock has elapsed.

  • Page 494

    CHAPTER 26 CLOCK SUPERVISOR...

  • Page 495: Chapter 27 Real Time Clock

    CHAPTER 27 REAL TIME CLOCK This chapter describes the functions and operations of the real time clock. 27.1 Overview of Real time clock 27.2 Configuration of Real Time Clock 27.3 Registers of Real Time Clock 27.4 Real Time Clock Interrupt 27.5 Operation of the Real Time Clock 27.6 Notes on using RTC...

  • Page 496: Overview Of Real Time Clock

    CHAPTER 27 REAL TIME CLOCK 27.1 Overview of Real time clock The real time clock supplies second, minute, hour, day of the week, day, month and year information. it also features auto-calibration, automatic leap-year adjustment and alarm interrupt function. Function of the real time clock The real time clock is timer counter circuit that keeps track of time with information of second, minute, hour, day of the week, day, month and year to the system.

  • Page 497: Configuration Of Real Time Clock

    CHAPTER 27 REAL TIME CLOCK 27.2 Configuration of Real Time Clock The real time clock consists of the following blocks: • Prescaler • Second Counter • Minute Counter • Hour Counter • DOW Counter (Day of the Week Counter) • Day Counter •...

  • Page 498: Chapter 27 Real Time Clock

    CHAPTER 27 REAL TIME CLOCK Block Diagram of Real time Clock Figure 27.2-1 Block Diagram of Real Time Clock Auto Calibration Control Register (CALCR) CALUF CALOF CALCP CALIRQ CALEN Counter segment CALPL 1 Hz selector control Auto-calibration control circuit 64 Hz 1024 Hz TPCLK Frequency Fine-tuning...

  • Page 499

    CHAPTER 27 REAL TIME CLOCK Hour Counter This counter is used to count the real time "Hour". DOW Counter This counter is used to count the real time "Day of Week". Day Counter This counter is used to count the real time "Day". Month Counter This counter is used to count the real time "Month".

  • Page 500

    CHAPTER 27 REAL TIME CLOCK Minute Compare Register (MICR) This register is used to hold the minute compare information. Hour Compare Register (HRCR) This register is used to hold the hour compare information. Day compare Register (DYCR) This register is used to hold the day compare information. Month compare Register (MOCR) This register is used to hold the month compare information.

  • Page 501: Registers Of Real Time Clock

    CHAPTER 27 REAL TIME CLOCK 27.3 Registers of Real Time Clock This section describes the registers related to the real time clock. Registers Related to real time clock Figure 27.3-1 Registers Related to real time clock Real time clock control register upper (RTCCRH) Address bit7 bit6...

  • Page 502

    CHAPTER 27 REAL TIME CLOCK Figure 26.5-1 Registers Related to real time clock Minute register (MINR) Address bit7 bit6 bit5 bit4 bit3 bit2 bit0 bit0 Initial value 00XXXXX 0FF7 MINR MIN5 MIN4 MIN3 MIN2 MIN1 MIN0 Hour registe (HOUR) Address bit7 bit6 bit5...

  • Page 503: Real Time Clock Control Register Upper (rtccrh)

    CHAPTER 27 REAL TIME CLOCK 27.3.1 Real Time Clock Control Register Upper (RTCCRH) The Real Time Clock Control Register (Upper) is used to control the minute, hour, day and month alarm function.

  • Page 504

    CHAPTER 27 REAL TIME CLOCK Real Time Clock Control Register Upper (RTCCRH) Figure 27.3-2 Real Time Clock Control Register Upper (RTCCRH) Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Initial value 0FF0 00000000 Minute compare bit...

  • Page 505

    CHAPTER 27 REAL TIME CLOCK Table 27.3-1 Functional Description of Each Bit of real time clock control register upper Bit name Function • When MOC bit set to one, the month comparison will be done between the compare register and the counter. When they match, MOS will be set to one. An interrupt request may be sent to the CPU, which depends on the settings of compare bits and MOS: Month alarm RTCCRL:INTS...

  • Page 506

    CHAPTER 27 REAL TIME CLOCK Table 27.3-1 Functional Description of Each Bit of real time clock control register upper Bit name Function • When this bit set to "1" and RTCCRL:INTS set to "0", the minute compare register is being continuously compared with the minute counter for detecting alarm condition. If MC: Minute there is match, an interrupt request will be sent to the CPU.

  • Page 507

    CHAPTER 27 REAL TIME CLOCK...

  • Page 508: Real Time Clock Control Register Lower (rtccrl)

    CHAPTER 27 REAL TIME CLOCK 27.3.2 Real Time Clock Control Register Lower (RTCCRL) The Real Time Control Register (Lower) is used to determine the frequency of TPCLK and enable/disable TPCLK, latch counters’ s values. and allow continuous counting even the CPU proceeds to stand-by-mode. Real Time Clock Control Register Lower (RTCCRL) Figure 27.3-3 Real Time Clock Control Register Lower (RTCCRL) Address...

  • Page 509

    CHAPTER 27 REAL TIME CLOCK Table 27.3-2 Functional Description of Bits of Real Time Clock Control Register Lower Bit name Function • Write "1" : Pause the operation of prescaler. • Write "0" : Release the pause and resume the counting of prescaler from 0000H. PAU: •...

  • Page 510: Minute Compare Register (micr)

    CHAPTER 27 REAL TIME CLOCK 27.3.3 Minute Compare Register (MICR) The Minute Compare Register is used to perform comparison between minute and minute counter. Minute Compare Register (MICR) Figure 27.3-4 Minute Compare Register (MICR) MICR (Minute compare register) Address Bit 7 Bit 6 Bit 5 Bit 4...

  • Page 511: Hour Compare Register (hrcr)

    CHAPTER 27 REAL TIME CLOCK 27.3.4 Hour Compare Register (HRCR) The Hour Compare Register is used to perform comparison between hour register and hour counter. Hour Compare Register (HRCR) Figure 27.3-5 Hour Compare Register (HRCR) HRCR (Hour compare register) Address Bit 7 Bit 6 Bit 5...

  • Page 512: Day Compare Register (dycr)

    CHAPTER 27 REAL TIME CLOCK 27.3.5 Day Compare Register (DYCR) The Day Compare Register is used to perform comparison between day register and day counter. Day Compare Register (DYCR) Figure 27.3-6 Day Compare Register DYCR (Day compare register) Address Bit 7 Bit 6 Bit 5 Bit 4...

  • Page 513: Month Compare Register (mocr)

    CHAPTER 27 REAL TIME CLOCK 27.3.6 Month Compare Register (MOCR) The Month Compare Register is used to perform comparsion between month register and month counter. Month Compare Register (MOCR) Figure 27.3-7 Month Compare Register (MOCR) MOCR (Month compare register) Address Bit 7 Bit 6 Bit 5...

  • Page 514: Second Register (secr)

    CHAPTER 27 REAL TIME CLOCK 27.3.7 Second register (SECR) The Second Register is used to hold the second information. Second Register (SECR) Figure 27.3-8 Second Register (SECR) SECR (Real time clock second register) Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2...

  • Page 515: Minute Register (minr)

    CHAPTER 27 REAL TIME CLOCK 27.3.8 Minute Register (MINR) The Minute Register is used to hold the minute information. Minute Register (MINR) Figure 27.3-9 Minute Register (MINR) MINR (Real time clock minute register) Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2...

  • Page 516: Hour Register (hour)

    CHAPTER 27 REAL TIME CLOCK 27.3.9 Hour Register (HOUR) The Hour Register is used to hold the hour information. Hour Register(HOUR) Figure 27.3-10 Hour Register (HOUR) HOUR (Real time clock hour register) Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1...

  • Page 517: Day Of The Week Register (dowr)

    CHAPTER 27 REAL TIME CLOCK 27.3.10 Day of the Week Register (DOWR) The Day of the Week Register is used to hold the day of the week information. Day of the Week Register (DOWR) Figure 27.3-11 Day of the Week Register (DOWR) DOWR (Real time clock day of the week register) Address Bit 7...

  • Page 518: Day Register (dayr)

    CHAPTER 27 REAL TIME CLOCK 27.3.11 Day Register (DAYR) The Day Register is used to hold the day information. Day Register (DAYR) Figure 27.3-12 Day Register (DAYR) DAYR ( Real time clock day register) Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2...

  • Page 519: Month Register (monr)

    CHAPTER 27 REAL TIME CLOCK 27.3.12 Month Register (MONR) The Month Register is used to hold the month information. Month Register (MONR) Figure 27.3-13 Month Register (MONR) MONR (Real time clock month register) Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2...

  • Page 520: Year Register (year)

    CHAPTER 27 REAL TIME CLOCK 27.3.13 Year Register (YEAR) The Year Register is used to hold the year information. Year Register (YEAR) Figure 27.3-14 Year Register (YEAR) YEAR (Real time clock year register) Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2...

  • Page 521: Frequency Fine-tuning Register (fftr)

    CHAPTER 27 REAL TIME CLOCK 27.3.14 Frequency Fine-tuning Register (FFTR) The Frequency Fine-tuning Register is used to fine-tune the one-second ticks. Frequency Fine-tuning Register (FFTR) Figure 27.3-15 Frequency Fine-tune register (FFTR) FFTR (Frequency fine-tuning register) Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3...

  • Page 522

    CHAPTER 27 REAL TIME CLOCK For instance: If the sub-clock is found to oscillate at 32.768KHz, the value in frequency fine-tuning register should be set to 00H so as to generate one-second ticks. Figure 27.3-17 subclock of frequency 32768Hz 1 second with 32768 pulses (32768 Hz) If the sub-clock is found to osillate at 32.769 KHz, the value in frequency fine-tuning register should be set to 01H so as to generate one-second ticks.

  • Page 523

    CHAPTER 27 REAL TIME CLOCK...

  • Page 524: Auto-calibration Control Register (calcr)

    CHAPTER 27 REAL TIME CLOCK 27.3.15 Auto-Calibration Control Register (CALCR) The auto-calibration control register is used to control the operation of auto-calibration circuit and indicate the status of the latest auto-calibration operation. Auto-calibration Contol Register (CALCR) Figure 27.3-20 Auto-Calibration Control Register (CALCR) CALCR (Auto-Calibration Control Register) Address BIT 7...

  • Page 525

    CHAPTER 27 REAL TIME CLOCK Table 27.3-3 Functional Description of Bits of Auto-Calibration Control Register Bit name Function • Write "0" : the auto-calibration function is disabled. CALEN: • Write "1" : The auto-calibration function is enabled. Bit4 Auto-calibration • This bit is cleared by reset. enable bit •...

  • Page 526: Real Time Clock Interrupt

    CHAPTER 27 REAL TIME CLOCK 27.4 Real Time Clock Interrupt The real time clock features alarm interrupt - minute, hour, day, month and auto- calibration. Interrupt Function RTCCRH:MS will be activate when RTCCRH:MC is "1" and minute register matches minute counter. Similarly, RTCCRH:HS will be activated when DTCCRH:HC is "1"...

  • Page 527: Operation Of The Real Time Clock

    CHAPTER 27 REAL TIME CLOCK 27.5 Operation of the Real Time Clock The operation of the real time clock is described in this section. Setting time and date All registers and counters can be written even when they are updating. However, when counter(s) is/are written, the counter value(s) is/are still updating.

  • Page 528

    CHAPTER 27 REAL TIME CLOCK Auto-calibration Recommended Procedure of transition to and from auto-calibration: 1) Writing "1" to RTCCRH:PAU. 2) Transition to calibration mode. 3) Writing "0" to RTCCRH:PAU after transition from auto-calibration. Limitation: If user want to transit to power save mode, auto-calibration must be completed. Writing "0" to CALCR:CALEN can stop auto-calibration process.

  • Page 529

    CHAPTER 27 REAL TIME CLOCK Alarm function This alarm function allows the real time clock to generate an interrupt when one or more of the values in hour, minute, day and month compare registers match(es) the value(s) of hour, minute, day and month counters.

  • Page 530

    CHAPTER 27 REAL TIME CLOCK Table 27.5-1 Alarm function with RTCCRL:INTS="0" Conditions for alarm interrupt IRQ is activated All alarm functions are disabled. Minute compare match. Hour compare match. Minute or hour compare match. Day compare match. Minute or day compare match. Hour or day compare match.

  • Page 531: Notes On Using Rtc

    CHAPTER 27 REAL TIME CLOCK 27.6 Notes on using RTC This section contains notes for using the real time clock. Behaviour of power-save mode In power-saving mode (RTCCRL:PS=1), the RTC runs on the subclock. While in non-power-saving mode (RTCCRL:PS=0), the RTC on the resource clock. As the RTC runs on the subclock in power-save mode, the resource clock can be stopped.

  • Page 532

    CHAPTER 27 REAL TIME CLOCK...

  • Page 533: Chapter 28 256-kbit Flash Memory

    CHAPTER 28 256-KBIT FLASH MEMORY This chapter describes the functions and operations of 256-Kbit flash memory. 28.1 Overview of 256-Kbit Flash Memory 28.2 Sector Configuration of Flash Memory 28.3 Register of Flash Memory 28.4 Starting the Flash Memory Automatic Algorithm 28.5 Checking the Automatic Algorithm Execution Status 28.6 Details of Programming/Erasing Flash Memory 28.7 Features of Flash Security...

  • Page 534: Overview Of 256-kbit Flash Memory

    CHAPTER 28 256-KBIT FLASH MEMORY 28.1 Overview of 256-Kbit Flash Memory The following methods can be used to program (write) and erase data into/from flash memory: • Programming/erasing using a parallel programmer • Programming/erasing using a dedicated serial programmer • Programming/erasing by program execution This section describes "programming/erasing by program execution".

  • Page 535: Sector Configuration Of Flash Memory

    CHAPTER 28 256-KBIT FLASH MEMORY 28.2 Sector Configuration of Flash Memory This section explains the registers and the sector configuration of flash memory. Sector Configuration of 256-Kbit Flash Memory Figure 28.2-1 shows the sector configuration of the 256-Kbit flash memory. The upper and lower addresses of each sector are given in the figure.

  • Page 536

    CHAPTER 28 256-KBIT FLASH MEMORY...

  • Page 537: Register Of Flash Memory

    CHAPTER 28 256-KBIT FLASH MEMORY 28.3 Register of Flash Memory This section shows the register of the flash memory Register of the Flash Memory Figure 28.3-1 Register of the Flash Memory Flash memory status register (FSR) Address bit7 bit6 bit5 bit4 bit3 bit2...

  • Page 538: Flash Memory Status Register (fsr)

    CHAPTER 28 256-KBIT FLASH MEMORY 28.3.1 Flash Memory Status Register (FSR) Figure 28.3-2 lists the functions of the flash memory status register (FSR). Flash Memory Status Register (FSR) Figure 28.3-2 Flash Memory Status Register (FSR) Address bit7 bit6 bit5 bit4 bit3 bit2 bit1...

  • Page 539

    CHAPTER 28 256-KBIT FLASH MEMORY Table 28.3-1 Functions of Flash Memory Status Register (FSR) Bit name Function bit7 -: Undefined bits The value read is always "0". Writing has no effect on the operation. bit6 This bit shows the operating state of flash memory. The RDYIRQ bit is set to "1"...

  • Page 540: Starting The Flash Memory Automatic Algorithm

    CHAPTER 28 256-KBIT FLASH MEMORY 28.4 Starting the Flash Memory Automatic Algorithm There are three types of commands that invoke the flash memory automatic algorithm: read/reset, write (program), and chip-erase. Command Sequence Table Table 28.4-1 lists the commands used in programming/erasing flash memory. Table 28.4-1 :Command Sequence 1st bus write cycle 2nd bus write cycle 3rd bus write cycle 4th bus write cycle 5th bus write cycle 6th bus write cycle Command...

  • Page 541

    CHAPTER 28 256-KBIT FLASH MEMORY Notes on Issuing Commands Pay attention to the following points when issuing commands in the command sequence table: The upper address U bits (bits 15 to 12) used when commands are issued must have the same value as RA and PA, from the first command on.

  • Page 542: Checking The Automatic Algorithm Execution Status

    CHAPTER 28 256-KBIT FLASH MEMORY 28.5 Checking the Automatic Algorithm Execution Status As the flash memory uses the automatic algorithm for a process flow for programming/ erasing, you can check its internal operating status with hardware sequence flags. Hardware Sequence Flag Overview of hardware sequence flag The hardware sequence flag consists of the following 5-bit outputs: •...

  • Page 543

    CHAPTER 28 256-KBIT FLASH MEMORY Explanation of hardware sequence flag Table 28.5-2 lists the functions of the hardware sequence flag. Table 28.5-2 List of Hardware Sequence Flag Functions State Programming → Programming completed (when DQ7 → Toggle → 0 → 1 →...

  • Page 544: Data Polling Flag (dq7)

    CHAPTER 28 256-KBIT FLASH MEMORY 28.5.1 Data Polling Flag (DQ7) The data polling flag (DQ7) is a hardware sequence flag used to indicate that the automatic algorithm is being executing or has been completed using the data polling function. Data Polling Flag (DQ7) Table 28.5-3 and Table 28.5-4 show the state transition of the data polling flag.

  • Page 545: Toggle Bit Flag (dq6)

    CHAPTER 28 256-KBIT FLASH MEMORY 28.5.2 Toggle Bit Flag (DQ6) The toggle bit flag (DQ6) is a hardware sequence flag used to indicate that the automatic algorithm is being executed or has been completed using the toggle bit function. Toggle Bit Flag (DQ6) Table 28.5-5 and Table 28.5-6 show the state transition of the toggle bit flag.

  • Page 546: Execution Time-out Flag (dq5)

    CHAPTER 28 256-KBIT FLASH MEMORY 28.5.3 Execution Time-out Flag (DQ5) The execution time-out flag (DQ5) is a hardware sequence flag indicating that the automatic algorithm has been executed beyond the specified time (required for programming/erasing) internal to the flash memory. Execution Time-out Flag (DQ5) Table 28.5-7 and Table 28.5-8 show the state transition of the execution time-out flag.

  • Page 547: Toggle Bit 2 Flag (dq2)

    CHAPTER 28 256-KBIT FLASH MEMORY 28.5.4 Toggle Bit 2 Flag (DQ2) The toggle bit 2 flag (DQ2) is a hardware sequence flag used to indicate that chip- erasing is executed using the toggle bit function. Toggle Bit 2 Flag (DQ2) Table 28.5-9 and Table 28.5-10 show the state transition of the toggle bit 2 flag.

  • Page 548: Details Of Programming/erasing Flash Memory

    CHAPTER 28 256-KBIT FLASH MEMORY 28.6 Details of Programming/Erasing Flash Memory This section describes the individual procedures for flash memory reading/resetting, programming, and chip-erasing by entering their respective commands to invoke the automatic algorithm. Details of Programming/Erasing Flash Memory The automatic algorithm can be invoked by writing the read/reset, program, and chip-erase command sequence to flash memory from the CPU.

  • Page 549: Placing Flash Memory In The Read/reset State

    CHAPTER 28 256-KBIT FLASH MEMORY 28.6.1 Placing Flash Memory in the Read/Reset State This section explains the procedure for entering the read/reset command to place flash memory in the read/reset state. Placing Flash Memory in the Read/Reset State • To place flash memory in the read/reset state, send the read/reset command in the command sequence table continuously from the CPU to flash memory.

  • Page 550: Programming Data Into Flash Memory

    CHAPTER 28 256-KBIT FLASH MEMORY 28.6.2 Programming Data into Flash Memory This section explains the procedure for entering the write (program) command to program data into flash memory. Programming Data into Flash Memory • To start the automatic algorithm for programming data into flash memory, send the program command in the command sequence table continuously from the CPU to flash memory.

  • Page 551

    CHAPTER 28 256-KBIT FLASH MEMORY Figure 28.6-1 Sample Procedure for Programming into Flash Memory Start of writing FSR: WRE (bit1) Writable flash memory. Programming command sequence (1) UAAA ← AA (2) U554 ← 55 (3) UAAA ← A0 (4) Write address ← Write data Read internal address.

  • Page 552: Erasing All Data From Flash Memory (chip Erase)

    CHAPTER 28 256-KBIT FLASH MEMORY 28.6.3 Erasing All Data from Flash Memory (Chip Erase) This section describes the procedure for issuing the chip erase command to erase all data from flash memory. Erasing Data from Flash Memory (Chip Erase) • To erase all data from flash memory, send the chip erase command in the command sequence table continuously from the CPU to flash memory.

  • Page 553: Features Of Flash Security

    It is advisable to code the protection code at the end of flash programming. This is to avoid unnecessary protection during programming. Once flash memory has been protected, the chip erase operation is required before it can be reprogrammed. For details, ask your local representative of Fujitsu.

  • Page 554

    CHAPTER 28 256-KBIT FLASH MEMORY...

  • Page 555: Chapter 29 Example Of Serial Programming Connection

    CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION This chapter describes the example of a serial programming connection. 29.1 Basic Configuration of MB95170J Serial Programming Connection 29.2 Example of Serial Programming Connection 29.3 Example of Minimum Connection to Flash Microcomputer Programmer...

  • Page 556: Basic Configuration Of Mb95170j Serial Programming Connection

    Basic Configuration of MB95170J Serial Programming Connection The AF220/AF210/AF120/AF110 flash microcomputer programmer manufactured by YokogawaDigital Computer Co., Ltd. is used for Fujitsu standard serial onboard programming. Figure 29.1-1 shows the basic configuration of MB95170J serial programming connection. Figure 29.1-1 Basic Configuration of MB95170J Serial Programming Connection...

  • Page 557

    CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION Table 29.1-1 Pins Used for Fujitsu Standard Serial Onboard Programming Function Description MOD, P13 Mode pin Setting MOD=High and P13=Low sets serial write mode. The CPU's internal operating clock during serial write mode is the oscillator frequency divided by two.

  • Page 558

    Writer-dedicated RS232C cable for PC/AT AZ210 Standard target probe (a) Length: 1 m FF201 Fujitsu control module for F2MC-16LX flash microcomputer AZ290 Remote controller 2MB PC Card (Option) Flash memory capacity: up to 128 KB 4MB PC Card (Option) Flash memory capacity: up to 512 KB Contact address: Yokogawa Digital Computer Co., Ltd.

  • Page 559: Example Of Serial Programming Connection

    CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION 29.2 Example of Serial Programming Connection Inputting MOD="H" from TAUX3 on the AF220, AF210, AF120, or AF110 to the mode pin, which is set to MOD="L" by the user system, sets the mode to serial write mode (serial write mode: MOD="H", P12="H", P13="L").

  • Page 560

    CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION The circuit [1] shown in Figure 29.2-1 is required if you want to disconnect the UCK0 and RST pins from the user circuit during serial writing. (The /TICS signal of the flash microcomputer programmer outputs low during serial writing and this disconnects the user circuit.) If it is not necessary to disconnect from the user circuit, the connection to /TICS and circuit [1] are not required.

  • Page 561: Example Of Minimum Connection To Flash Microcomputer Programmer

    CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION 29.3 Example of Minimum Connection to Flash Microcomputer Programmer The connection between MOD and the flash microcomputer programmer is not required if the pins are set as shown in Figure 29.3-1 during serial writing (serial write mode: MOD="H", P12="H", P13="L").

  • Page 562

    CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION Figure 29.3-1 Example of Minimum Connection to MB95170J Flash Microcomputer Programmer AF2 20/AF210/AF120/AF110 flash microcomputer MB95F108A/H User system programmer At serial reprogramming "H" M OD Connector DX10-28S > = /TRES TTXD (13) P10/UI0 P11/UO0 TRXD (27)

  • Page 563

    CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION Note: The pull-up and pull-down resistances in the above example connection are examples only and may be adjusted to suit your system. If variation in the input level to the MOD pin is possible due to noise or other factors, it is also recommended that you use a capacitor or other method to minimize noise.

  • Page 564

    CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION...

  • Page 565: Appendix

    APPENDIX This appendix explains I/O map, interrupt list, memory map, pin status, instruction overview, mask option and writing to Flash microcomputer using parallel writer. APPENDIX A I/O Map APPENDIX B Table of Interrupt Causes APPENDIX C Instruction Overview APPENDIX D Mask Option APPENDIX E Writing to Flash Microcontroller Using Parallel Writer...

  • Page 566: Appendix A I/o Map

    APPENDIX A I/O Map APPENDIX A I/O Map This section explains I/O map that is used on MB95170J series. I/O Map Table A-1 MB95170J Series (1 / 6) Register Initial Address Register name abbreviation value 0000 00000000 PDR0 Port 0 data register 0001 00000000 DDR0...

  • Page 567

    APPENDIX A I/O Map Table A-1 MB95170J Series (2 / 6) Register Initial Address Register name abbreviation value 0023 00000000 DDRC Port C direction register 0024 (Vacancy) 0025 0026 00000000 PDRE Port E data register 0027 00000000 DDRE Port E direction register 0028 (Vacancy) 002B...

  • Page 568

    APPENDIX A I/O Map Table A-1 MB95170J Series (3 / 6) Register Initial Address Register name abbreviation value 004E (Vacancy) 004F 0050 00000000 PCNTH3 16-bit PPG status control register upper ch.3 0051 00000000 PCNTL3 16-bit PPG status control register lower ch.3 0052 (Vacancy) 0055...

  • Page 569

    APPENDIX A I/O Map Table A-1 MB95170J Series (4 / 6) Register Initial Address Register name abbreviation value 007C 11111111 ILR3 Interrupt level setting register 3 007D 11111111 ILR4 Interrupt level setting register 4 007E 11111111 ILR5 Interrupt level setting register 5 007F (Vacancy) 0F80...

  • Page 570

    APPENDIX A I/O Map Table A-1 MB95170J Series (5 / 6) Register Initial Address Register name abbreviation value 0FAE 11111111 PDUTH0 16-bit PPG duty setting buffer register upper ch.0 0FAF 11111111 PDUTL0 16-bit PPG duty setting buffer register lower ch.0 0FB0 00000000 PDCRH1...

  • Page 571

    APPENDIX A I/O Map Table A-1 MB95170J Series (6 / 6) Register Initial Address Register name abbreviation value 0FE6 00000000 ILSR3 Input level select register 3 0FE7 00000000 ILSR2 Input level select register 2 0FE8 (Vacancy) 0FE9 0FEA 00011100 CSVCR Clock supervisor control register 0FEB (Vacancy)

  • Page 572: Appendix B Table Of Interrupt Causes

    APPENDIX B Table of Interrupt Causes APPENDIX B Table of Interrupt Causes This section describes the table of interrupt causes used in MB95170J series. Table of Interrupt Causes Refer to "CHAPTER 8 INTERRUPTS" for interrupt operation. Table B-1 MB95170J Series Address Interrupt Bit name of...

  • Page 573: Appendix C Instruction Overview

    APPENDIX C Instruction Overview APPENDIX C Instruction Overview This section explains the instructions used in F MC-8FX. Instruction Overview of F MC-8FX In F MC-8FX, there are 140 kinds of one byte machine instructions (as the map, 256 bytes), and the instruction code is composed of the instruction and the operand following it.

  • Page 574

    APPENDIX C Instruction Overview Explanation of Display Sign of Instruction Table C-1 shows the explanation of the sign used by explaining the instruction code of this APPENDIX C. Table C-1 Explanation of Sign in Instruction Table Sign Signification Direct address (8-bit length) Offset (8-bit length) Extended address (16-bit length) #vct...

  • Page 575

    APPENDIX C Instruction Overview Explanation of Item in Instruction Table Table C-2 Explanation of Item in Instruction Table Item Description MNEMONIC It shows the assembly description of the instruction. It shows the number of cycles of the instruction. One instruction cycle is a machine cycle.

  • Page 576

    APPENDIX C Instruction Overview Addressing MC-8FX has the following ten types of addressings: • Direct addressing • Extended addressing • Bit direct addressing • Index addressing • Pointer addressing • General-purpose register addressing • Immediate addressing • Vector addressing • Relative addressing •...

  • Page 577

    APPENDIX C Instruction Overview Bit direct addressing This is used when accessing the direct area of "0000 " to "047F " in bit unit with addressing indicated "dir:b" in instruction table. In this addressing, when the operand address is "00 "...

  • Page 578

    APPENDIX C Instruction Overview Figure C.1-6 Example of General-purpose Register Addressing MOV A, R 6 0 1 0 1 0 0 1 5 6 Immediate addressing This is used when immediate data is needed in addressing shown "#d8" in the instruction table. In this addressing, the operand becomes immediate data as it is.

  • Page 579

    APPENDIX C Instruction Overview Relative addressing This is used when branching to the area in 128 bytes before and behind PC (program counter) with the addressing shown "rel" in the instruction table. In this addressing, add the content of the operand to PC with the sign and store the result in PC.

  • Page 580

    APPENDIX C Instruction Overview Special Instruction This section explains special instructions other than the addressings. Special Instruction JMP @A This instruction is to branch the content of A (accumulator) to PC (program counter) as an address. N pieces of the jump destination is arranged on the table, and one of the contents is selected and transferred to A.

  • Page 581

    APPENDIX C Instruction Overview Figure C.2-3 shows a summary of the instruction. Figure C.2-3 MULU A (Before executing) (After executing) 5 6 7 8 1 8 6 0 1 2 3 4 1 2 3 4 DIVU A This instruction divides the 16-bit value in T by the unsigned 16-bit value in A, and stores the 16-bit result and the 16-bit remainder in A and T, respectively.

  • Page 582

    APPENDIX C Instruction Overview Figure C.2-6 Example of Using "XCHW A, PC" (Main routine) (Subroutine) MOVW A, #PUTSUB PUTSUB XCHW A, PC PUSHW A PTS1 MOV A, @EP 'PUT OUT DATA', EOL MOVW A, 1234H INCW EP Output table MOV IO, A data here CMP A, #EOL BNE PTS1...

  • Page 583

    APPENDIX C Instruction Overview Table C.2-1 Vector Table Vector use Vector table address (call instruction) Upper Lower CALLV #7 FFCE FFCF CALLV #6 FFCC FFCD CALLV #5 FFCA FFCB CALLV #4 FFC8 FFC9 CALLV #3 FFC6 FFC7 CALLV #2 FFC4 FFC5 CALLV #1 FFC2...

  • Page 584

    APPENDIX C Instruction Overview Bit Manipulation Instructions (SETB, CLRB) Some peripheral function registers include bits that are read differently than usual by a bit manipulation instruction. Read-modify-write Operation By using these bit manipulation instructions, you can set only the specified bit in a register or RAM location to "1"...

  • Page 585

    APPENDIX C Instruction Overview MC-8FX Instructions Table C.4-1 to Table C.4-4 show the instructions used by the F MC-8FX. Transfer Instructions Table C.4-1 Transfer Instructions MNEMONIC Operation TL TH AH N OPCODE 2 (dir) ← (A) 1 MOV dir, A 2 ( (IX) + off) ←...

  • Page 586

    APPENDIX C Instruction Overview Note: In automatic transfer to T during byte transfer to A, AL is transferred to TL. If an instruction has plural operands, they are saved in the order indicated by MNEMONIC. Arithmetic Operation Instructions Table C.4-2 Arithmetic Operation Instruction (1 / 2) MNEMONIC Operation TL TH AH N...

  • Page 587

    APPENDIX C Instruction Overview Table C.4-2 Arithmetic Operation Instruction (2 / 2) MNEMONIC Operation TL TH AH N OPCODE 2 (A) ← (AL) 46 AND A, #d8 2 (A) ← (AL) 47 AND A, dir (dir) 1 (A) ← (AL) 48 AND A, @EP ( (EP) )

  • Page 588

    APPENDIX C Instruction Overview Instruction Map Table C.5-1 shows the instruction map of F MC-8FX. Instruction Map Table C.5-1 Instruction Map of F MC-8FX...

  • Page 589: Appendix D Mask Option

    APPENDIX D Mask Option APPENDIX D Mask Option The mask option list of the MB95170J series is shown in Table D-1. Mask Option List Table D-1 Mask Option List Part number MB95F176JS MB95F176JW Specifying procedure Setting disabled Setting disabled Clock mode select •...

  • Page 590: Appendix E Writing To Flash Microcontroller Using Parallel Writer

    APPENDIX E Writing to Flash Microcontroller Using Parallel Writer APPENDIX E Writing to Flash Microcontroller Using Parallel Writer This section describes writing to flash microcontroller using parallel writer. Writing to Flash Microcontroller Using Parallel Writer Table E-1 Parallel Writer and Adaptor Package Compatible adaptor model Parallel writer...

  • Page 591

    Register Index Register Index ADC1 A/D control register 1 ......418 HOUR Hour Register ........502 ADC2 A/D control register 2 ......420 HRCR Hour Compare Register ......497 ADDH A/D data register upper......422 HWDC Hardware Watchdog Timer Control Register186, 187 ADDL A/D data register lower ......

  • Page 592

    Register Index MOCR Month Compare Register ...... 499 PCSRL0 16-bit PPG cycle setting buffer register lower ch0285 MONR Month Register........505 PCSRL1 16-bit PPG cycle setting buffer register lower ch1285 PCSRL2 16-bit PPG cycle setting buffer register PCNTH0 16-bit PPG status control register upper ch0 lower ch.2282 PCSRL3 16-bit PPG cycle setting buffer register PCNTH1 16-bit PPG status control register upper ch1...

  • Page 593

    Register Index PDR6 Port 6 data register ....... 102 RTCCRL Real Time Clock Control Register Lower ..PDR9 Port 9 data register ....... 102 PDRA Port A data register....... 102 PDRB Port B data register....... 102 PDRC Port C data register....... 102 SECR Second Register........500 PDRE...

  • Page 594

    Register Index WCSR Watch counter control register ....212 WRARL1 Wild register address setup register lower ch1226 WDTC Watchdog timer control register .... 176 WRARL2 Wild register address setup register lower WICR Interrupt pin selection circuit control register ch2226 WRDR0 Wild register data setup register ch0 ..225 WPCR Watch prescaler control register ...

  • Page 595

    INDEX INDEX The index follows on the next page. This is listed in alphabetic order.

  • Page 596

    INDEX Index...

  • Page 597

    INDEX...

  • Page 598

    Pin Function Index Pin Function Index SDA0 C data line pin ch0 ......375 SEG00 LCD segment output 0......439 ADTG A/D converter trigger input pin ....415 SEG01 LCD segment output 1......439 AN00 A/D converter analog input pin ch0 ..415 SEG02 LCD segment output 2......

  • Page 599

    Pin Function Index LCD power supply driving pin 2 .... 439 LCD power supply driving pin 3.....439...

  • Page 600

    Pin Function Index...

  • Page 601

    Vision 1.0 FUJITSU SEMICONDUCTOR • CONTROLLER MANUAL MC-8FX 8-BIT MICROCONTROLLER MB95170J Series HARDWARE MANUAL March 2007 the first edition FUJITSU LIMITED Electronic Devices Published Business Promotion Dept. Edited...

Comments to this Manuals

Symbols: 0
Latest comments: