RM0432
1
init_reg(ch_2)
1
2
set_ch_en
(ch_2)
2
6
6
read_rx_sts
read_rx_fifo
6
read_rx_sts
7
init_reg(ch_2)
9
set_ch_en
(ch_2)
1. The grayed elements are not relevant in the context of this figure.
•
Isochronous OUT transactions
A typical isochronous OUT operation is shown in
–
Figure 631. Normal interrupt IN
Application
init_reg(ch_1)
write_tx_fifo
(ch_1)
init_reg(ch_1)
write_tx_fifo
(ch_1)
RxFLvl interrupt
RxFLvl interrupt
XferCompl interrupt
init_reg(ch_1)
write_tx_fifo
(ch_1)
The application is attempting to send one packet every frame (up to 1 maximum
AHB
Host
3
1
MPS
3
5
5
1
MPS
1
MPS
8
1
MPS
RM0432 Rev 6
USB on-the-go full-speed (OTG_FS)
USB
Periodic Request Queue
Assume that this queue
can hold 4 entries.
4
4
ch 1
ch_1
ch_2
4
ch 1
ch_1
ch_2
Figure
631. The assumptions are:
Device
Odd
(micro)
frame
Even
(micro)
frame
ai15676b
2211/2301
2245
Need help?
Do you have a question about the STM32L4+ Series and is the answer not in the manual?