ST STM32L4+ Series Reference Manual page 2261

RM0432
57.12 FPB (Flash patch breakpoint)
The FPB unit:
•
Implements hardware breakpoints
• Patches code and data from code space to system space. This feature gives the
possibility to correct software bugs located in the Code Memory Space.
The use of a software patch or a hardware breakpoint is exclusive.
The FPB consists of:
•
Two literal comparators for matching against literal loads from code space and
remapping to a corresponding area in the system space
•
Six instruction comparators for matching against instruction fetches from code space.
They can be used either to remap to a corresponding area in the system space or to
generate a breakpoint Instruction to the core.
57.13 DWT (data watchpoint trigger)
The DWT unit consists of four comparators. They are configurable as:
•
A hardware watchpoint or
• A trigger to an ETM or
•
A PC sampler or
• A data address sampler
The DWT also provides some means to give some profiling informations. For this, some
counters are accessible to give the number of:
•
Clock cycle
• Folded instructions
•
Load store unit (LSU) operations
• Sleep cycles
•
CPI (clock per instructions)
•
Interrupt overhead
57.14 ITM (instrumentation trace macrocell)
57.14.1 General description
The ITM is an application-driven trace source that supports printf style debugging to trace
operating system (OS) and application events, and emits diagnostic system information.
The ITM emits trace information as packets which can be generated as:
•
Software trace. Software can write directly to the ITM stimulus registers to emit
packets.
•
Hardware trace. The DWT generates these packets, and the ITM emits them.
•
Time stamping. Timestamps are emitted relative to packets. The ITM contains a 21-bit
counter to generate the timestamp. The Cortex
serial wire viewer (SWV) output clocks the counter.
®
-M4 clock or the bit clock rate of the
RM0432 Rev 6
Debug support (DBG)
2261/2301
2278