Dma Transfer Cycles - Renesas M16C/29 Series Hardware Manual

M16C/29 Group

11.2. DMA Transfer Cycles

Any combination of even or odd transfer read and write adresses is possible. Table 11.2.1 shows the
number of DMA transfer cycles. Table 11.2.2 shows the Coefficient j, k.
The number of DMAC transfer cycles can be calculated as follows:
No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k
Table 11.2.1 DMA Transfer Cycles
Transfer unit Access address
8-bit transfers
(DMBIT= "1")
16-bit transfers
(DMBIT= "0")
Table 11.2.2 Coefficient j, k
Internal area
Internal ROM, RAM
No wait With wait
j 1 2
k 1 2
Note : Depends on the set value of PM20 bit in PM2 register
Rev.1.00 Nov 01,2004
REJ09B0101-0100Z
No. of read cycles
Even
Odd
Even
Odd
SFR
1 wait 2 wait
(Note) (Note)
3
2
2 3
page 90 of 402
No. of write cycles
1 1
1 1
1 1
2 2
11. DMAC