Cold Start / Warm Start - Renesas M16C/29 Series Hardware Manual

16-bit single-chip microcomputer

Hide thumbs Also See for M16C/29 Series:

Table of Contents

M16C/29 Group

10.2 Cold start / Warm start

The WDC5 flag in the WDC register indicates the last reset by power on (cold start) or by reset signal (warm

The WDC5 flag is set "0" at power on, and is set "1" at writing any data to the WDC register. The flag is not

set to "0" by the software reset and the input of reset signal. Figure 10.3 shows the operation of cold start

/ warm start.

1. The timing of which WDC5 is set is affected by how the RESET signal rises (Time lag between T1 and T2).

Figure 10.3 Typical Operation of Cold start / Warm start

Rev.1.00 Nov 01,2004

REJ09B0101-0100Z

Pch transistor ON (about 4V)

CPU reset exited

T > 100 µsec.

Reset Sequence

page 82 of 402

Set to "1" by program

"1" is held even if

RESET becomes 0 V.

Program start

10. Watchdog Timer

Becomes "0" on the rising

M16c series M16c/tiny series