Table of Contents
Advertisement
M16C/29 Group
1.7.1.2 Timer A (Event Counter Mode)
1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR
(i = 0 to 4) register, the TAi register, the UDF register, the ONSF register TAZIE, TA0TGL and
TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count
starts).
Always make sure the TAiMR register, the UDF register, the ONSF register TAZIE, TA0TGL and
TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops)
regardless whether after reset or not.
2. While counting is in progress, the counter value can be read out at any time by reading the TAi
register. However, "FFFF
When setting TAi register to a value during a counter stop, the setting value can be read before a
counter starts counting. Also, if the counter is read before it starts counting after a value is set in the
TAi register while not counting, the set value is read.
3. If a low-level signal is applied to the SD pin when the TB2SC register IVPCR1 bit = "1" (three-phase
output forcible cutoff by input on SD pin enabled), the TA1
high-impedance state.
Rev.1.00 Nov 01,2004
REJXXXXXXX-0100Z
" can be read in underflow, while reloading, and "0000
16
_____
page 11 of 31
_____
, TA2
and TA4
OUT
OUT
OUT
" in overflow.
16
pins go to a
Advertisement
Table of Contents
