Renesas M16C/29 Series Hardware Manual page 219

16-bit single-chip microcomputer
Hide thumbs Also See for M16C/29 Series:
Table of Contents

Advertisement

M16C/29 Group
Table 14.1.4.2. Registers to Be Used and Settings in Special Mode 2
Register
Bit
U2TB(Note)
0 to 7
U2RB(Note) 0 to 7
OER
U2BRG
0 to 7
U2MR(Note) SMD2 to SMD0
CKDIR
IOPOL
U2C0
CLK1, CLK0
CRS
TXEPT
CRD
NCH
CKPOL
UFORM
U2C1
TE
TI
RE
RI
U2IRS
U2RRM,
U2LCH, U2ERE
U2SMR
0 to 7
U2SMR2
0 to 7
U2SMR3
CKPH
NODC
0, 2, 4 to 7
U2SMR4
0 to 7
Note : Not all register bits are described above. Set those bits to "0" when writing to the registers in Special
Mode 2.
Rev.1.00 Nov 01,2004
REJ09B0101-0100Z
Set transmission data
Reception data can be read
Overrun error flag
Set a transfer rate
Set to '001
'
2
Set this bit to "0" for master mode or "1" for slave mode
Set to "0"
Select the count source for the U2BRG register
Invalid because CRD = 1
Transmit register empty flag
Set to "1"
Select TxD2 pin output format
Clock phases can be set in combination with the U2SMR3 register's CKPH bit
Select the LSB first or MSB first
Set this bit to "1" to enable transmission
Transmit buffer empty flag
Set this bit to "1" to enable reception
Reception complete flag
Select UART2 transmit interrupt cause
Set to "0"
Set to "0"
Set to "0"
Clock phases can be set in combination with the U2C0 register's CKPOL bit
Set to "0"
Set to "0"
Set to "0"
page 199 of 402
Function
14.1.4 Special Mode 2 (UART2)

Advertisement

Table of Contents
loading

This manual is also suitable for:

M16c seriesM16c/tiny series

Table of Contents