Renesas M16C/29 Series Hardware Manual page 109

M16C/29 Group
(1) When the transfer unit is 8 or 16 bits and the source of transfer is an even address
CPU clock
Address
CPU use
bus
RD signal
WR signal
Data
CPU use
bus
(2) When the transfer unit is 16 bits and the source address of transfer is an odd address, or when the
transfer unit is 16 bits and an 8-bit bus is used
CPU clock
Address
CPU use
bus
RD signal
WR signal
Data
bus
(3) When the source read cycle under condition (1) has one wait state inserted
CPU clock
Address
CPU use
bus
RD signal
WR signal
Data
bus
(4) When the source read cycle under condition (2) has one wait state inserted
CPU clock
Address
CPU use
bus
RD signal
WR signal
Data
bus
Note: The same timing changes occur with the respective conditions at the destination as at the source.
Figure 11.1.1 Transfer Cycles for Source Read
Rev.1.00 Nov 01,2004
REJ09B0101-0100Z
Destination
Source
Source
Source Source + 1
CPU use
Source
Source
CPU use Source
Source
CPU use Source
page 89 of 402
Dummy
cycle
Dummy
Destination
cycle
Dummy
Destination
cycle
Source + 1
Destination
Dummy
Destination
cycle
Destination
Source + 1
Source + 1
CPU use
CPU use
CPU use
Dummy
CPU use
cycle
CPU use
Dummy
CPU use
cycle
Dummy
Destination CPU use
cycle
Dummy
Destination
cycle
11. DMAC
CPU use