Table of Contents
Advertisement
M16C/29 Group
P6
, P6
2
6
Data bus
P6
, P6
3
7
Data bus
P8
5
Data bus
NMI Interrupt Input
Figure 19.3. I/O Ports (3)
Rev.1.00 Nov 01,2004
REJ09B0101-0100Z
Pull-up selection
Direction register
Port latch
Input to respective peripheral functions
Pull-up selection
Direction register
Port latch
Switching between CMOS and Nch
Pull-up selection
NMI Enable
Direction register
Port latch
NMI Enable
Note 1:
page 313 of 402
Switching
between
CMOS and Nch
"1"
Output
Digital Debounce
SD
symbolizes a parasitic diode.
Make sure the input voltage on each port will not exceed Vcc.
19. Programmable I/O Ports
(Note 1)
(Note 1)
(Note 1)
Advertisement
Table of Contents
