Table of Contents
Advertisement
M16C/29 Group
1.9 Precautions for Serial I/O (UART Mode)
1.9.1 Special Mode 2
If a low-level signal is applied to the SD pin when the TB2SC register IVPCR1 bit = 1 (three-phase output
forcible cutoff by input on SD pin enabled), the RTS
1.9.2 Special Mode 4 (SIM Mode)
A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission
complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be
sure to clear the IR bit to "0" (no interrupt request) after setting these bits.
Rev.1.00 Nov 01,2004
REJXXXXXXX-0100Z
_____
_____
page 21 of 31
and CLK
pins go to a high-impedance state.
2
2
Advertisement
Table of Contents
