Uart I/O Control Register (Uartioctrlsclk, Uartioctrlrx, Uartioctrltx); Uart I/O Control Register (Uartioctrlsclk, Uartioctrlrx, Uartioctrltx) Register Field Descriptions - Texas Instruments UCD3138 Technical Reference Manual

UART Registers Reference

12.7.11 UART I/O Control Register (UARTIOCTRLSCLK, UARTIOCTRLRX, UARTIOCTRLTX)

Address FFF7D82C – UART 0 I/O (SCLK) Control Register
Address FFF7D92C – UART 1 I/O (SCLK) Control Register
Address FFF7D830 – UART 0 I/O (RX) Control Register
Address FFF7D930 – UART 1 I/O (RX) Control Register
Address FFF7D834 – UART 0 I/O (TX) Control Register
Address FFF7D934 – UART 1 I/O (TX) Control Register
Figure 12-13. UART I/O Control Register (UARTIOCTRLSCLK, UARTIOCTRLRX, UARTIOCTRLTX)
3
DATA_IN
R-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 12-12. UART I/O Control Register (UARTIOCTRLSCLK, UARTIOCTRLRX, UARTIOCTRLTX)
Bit Field
3 DATA_IN
2 DATA_OUT
1 IO_FUNC
0 IO_DIR
436
UART Overview
2
DATA_OUT
R/W-0
Register Field Descriptions
Type Reset
R 0
Data received from pin when configured as GPIO
R/W 0
Data transmitted to pin when configured as GPIO
R/W 0
Selects the function for UART pins
0 = GPIO mode (Default)
1 = Baud Clock for SCLK, Normal operation for SCI_RX/SCI_TX
R/W 0
Pin direction when configured as GPIO
0 = Input (Default)
1 = Output
Copyright © 2016, Texas Instruments Incorporated
1
IO_FUNC
R/W-0
Description
SNIU028A – February 2016 – Revised April 2016
Submit Documentation Feedback
www.ti.com
0
IO_DIR
R/W-0