External Fault Control Register (Extfaultctrl); External Fault Control Register (Extfaultctrl) Register Field Descriptions - Texas Instruments UCD3138 Technical Reference Manual

Digital power supply controller
Hide thumbs Also See for UCD3138:
Table of Contents

Advertisement

Fault Mux Registers Reference

6.11.5 External Fault Control Register (EXTFAULTCTRL)

Address 00030010
11
FAULT3_POL
R/W-1
7
6
FAULT3_INT
FAULT2_INT
_EN
_EN
R/W-0
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 6-5. External Fault Control Register (EXTFAULTCTRL) Register Field Descriptions
Bit
Field
11
FAULT3_POL
10
FAULT2_POL
9
FAULT1_POL
8
FAULT0_POL
7
FAULT3_INT_EN
6
FAULT2_INT_EN
5
FAULT1_INT_EN
4
FAULT0_INT_EN
3
FAULT3_DET_EN
2
FAULT2_DET_EN
1
FAULT1_DET_EN
0
FAULT0_DET_EN
242
Fault Mux
Figure 6-9. External Fault Control Register (EXTFAULTCTRL)
10
FAULT2_POL
R/W-1
5
4
FAULT1_INT
FAULT0_INT
_EN
_EN
R/W-0
R/W-0
Type
Reset
R/W
1
Polarity configuration for FAULT[3] pin
0 = Fault detection enabled on falling edge
1 = Fault detection enabled on rising edge (Default)
R/W
1
Polarity configuration for FAULT[2] pin
0 = Fault detection enabled on falling edge
1 = Fault detection enabled on rising edge (Default)
R/W
1
Polarity configuration for FAULT[1] pin
0 = Fault detection enabled on falling edge
1 = Fault detection enabled on rising edge (Default)
R/W
1
Polarity configuration for FAULT[0] pin
0 = Fault detection enabled on falling edge
1 = Fault detection enabled on rising edge (Default)
R/W
0
FAULT[3] Pin Interrupt Enable
0 = Disables Fault Detection Interrupt generation (Default)
1 = Enables Fault Detection Interrupt generation
R/W
0
FAULT[2] Pin Interrupt Enable
0 = Disables Fault Detection Interrupt generation (Default)
1 = Enables Fault Detection Interrupt generation
R/W
0
FAULT[1] Pin Interrupt Enable
0 = Disables Fault Detection Interrupt generation (Default)
1 = Enables Fault Detection Interrupt generation
R/W
0
FAULT[0] Pin Interrupt Enable
0 = Disables Fault Detection Interrupt generation (Default)
1 = Enables Fault Detection Interrupt generation
R/W
0
FAULT[3] Pin Detection Enable
0 = Fault Detection Disabled (Default)
1 = Fault Detection Enabled
R/W
0
FAULT[2] Pin Detection Enable
0 = Fault Detection Disabled (Default)
1 = Fault Detection Enabled
R/W
0
FAULT[1] Pin Detection Enable
0 = Fault Detection Disabled (Default)
1 = Fault Detection Enabled
R/W
0
FAULT[0] Pin Detection Enable
0 = Fault Detection Disabled (Default)
1 = Fault Detection Enabled
Copyright © 2016, Texas Instruments Incorporated
9
FAULT1_POL
R/W-1
3
2
FAULT3_DET
FAULT2_DET
_EN
_EN
R/W-0
R/W-0
Description
SNIU028A – February 2016 – Revised April 2016
www.ti.com
8
FAULT0_POL
R/W-1
1
0
FAULT1_DET
FAULT0_DET
_EN
_EN
R/W-0
R/W-0
Submit Documentation Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents