Overview This manual assists users in using the ADS5525/27/45/46/47 evaluation module (EVM) for evaluating the performance of the ADS5525/27/45/46/47 (ADCs). The EVM provides a powerful and robust capability in evaluation of the many features of the ADCs and the performance of the device der many conditions.
EVM Quick Start Guide EVM Quick Start Guide The ADC has two basic modes of output operation, ensuring compatibility in a broad range of systems. Follow the steps below to get the EVM operating quickly with the ADC in either DDR LVDS output mode or CMOS output mode.
www.ti.com Circuit Description Schematic Diagram The schematic diagram for the EVM is in Circuit Function The following paragraphs describe the function of individual circuits. See the data sheet for complete device operating characteristics. 3.2.1 Configuration Options The EVM provides a DIP switch, SW1, to control many of the modes of operation when the EVM is configured for parallel-mode operation.
Circuit Description BANANA JACK NAME Device AGND AGND Device AVDD Amplifier negative rail Amplifier positive rail Auxiliary power Device DVDD DGND DGND 9.97 19.94 30.13 Figure 1. ADS5547 SNR Performance vs Decoupling 3.2.3 Analog Inputs The EVM can be configured to provide the ADC with either transformer-coupled or differential amplifier inputs from a single-ended source.
www.ti.com The schematics present various interface options between the amplifier and the ADC. Depending on the input frequencies of interest, further performance optimization can be had by designing a corresponding filter. In its default configuration, R43, R44, and C119 form a first-order, low-pass filter with a cutoff frequency of 70 MHz.
Circuit Description J4 PIN Table 3. Output Connector J4 ADS5525/27 DESCRIPTION ADS5545/46/47 DESCRIPTION Reserved Reserved Reserved Reserved Data bit 0 (LSB) Data bit 1 Data bit 0 (LSB) Data bit 2 Data bit 1 Data bit 3 Data bit 2...
www.ti.com Figure 3. Eye Diagram of Data on Header J4. 3.2.6 Test Points For added EVM visibility and control, several test points are provided. available. SLWU028B – January 2006 – Revised November 2006 Submit Documentation Feedback Circuit Description C001 Table 4 summarizes the test points...
Circuit Description 3.2.7 LED Operation To give greater visibility into the EVM operations, two LEDs are provided, D3 and D4. On power up, D4 is asserted when a successful FPGA boot up is complete. For correct EVM operation, the LED should be asserted at all times.
www.ti.com Expansion Options The EVM offers several exciting possibilities to expand the capabilities of the EVM. This allows the utmost flexibility when prototyping an ADC circuit under conditions that mimic the end system, without the need to develop a custom prototype board. Custom FPGA Code Using a standard JTAG interface on JP1, users have the ability to load custom logic onto the FPGA, rapidly speeding up digital development time.
Physical Description Physical Description This chapter describes the physical characteristics and PCB layout of the EVM. PCB Layout The EVM is constructed on a 6-layer, 0.062-inch thick PCB using FR-4 material. The individual layers are shown in Figure 4 through Figure similar performance can be had with careful layout using a single ground plane.
www.ti.com PCB Schematics The schematics for the EVM are on the following pages. SLWU028B – January 2006 – Revised November 2006 Submit Documentation Feedback Physical Description...
Page 32
ADC Analog Supply (+3.3V) +3.3VA-PS AVDD .1uF .1uF 47uF 10uF BLACK ADC DIGITAL SUPPLY(3.3V) OUTPUT_BUFFER DRVDD .1uF .1uF 47uF 10uF BLACK Note 1. Part not installed BLACK BLACK (Note 1) (Note 1) (Note 1) FB10 Diff Amp Positive Supply (+5.0V) +VCC .1uF 47uF...
Page 33
EVALUATION BOARD/KIT IMPORTANT NOTICE Texas Instruments (TI) provides the enclosed product(s) under the following conditions: This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use.
Page 34
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 It is important to operate this EVM within the AVDD voltage range of –0.3 V to 3.8 V and the DVDD voltage range of –0.3 V to 3.8 V.
TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions:...
Need help?
Do you have a question about the 27 and is the answer not in the manual?
Questions and answers