Adc Digital Compare Enable Register (Adccompen); Adc Digital Compare Enable Register (Adccompen) Register Field Descriptions - Texas Instruments UCD3138 Technical Reference Manual

www.ti.com

8.18.11 ADC Digital Compare Enable Register (ADCCOMPEN)

Address 0004008C
Figure 8-29. ADC Digital Compare Enable Register (ADCCOMPEN)
27
COMP5_UP_INT_EN
R/W-0
23 22
COMP3_UP COMP3_LO
_INT_EN _INT_EN
R/W-0 R/W-0
15 14
Reserved
R-00
7 6
Reserved
R-00
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 8-15. ADC Digital Compare Enable Register (ADCCOMPEN) Register Field Descriptions
Bit Field
27 COMP5_UP_INT_
EN
26 COMP5_LO_INT_
EN
25 COMP4_UP_INT_
EN
24 COMP4_LO_INT_
EN
23 COMP3_UP_INT_
EN
22 COMP3_LO_INT_
EN
21 COMP2_UP_INT_
EN
20 COMP2_LO_INT_
EN
19 COMP1_UP_INT_
EN
18 COMP1_LO_INT_
EN
SNIU028A – February 2016 – Revised April 2016
Submit Documentation Feedback
26
COMP5_LO_INT_EN
R/W-0
21 20
COMP2_UP COMP2_LO
_INT_EN _INT_EN
R/W-0 R/W-0
13 12
COMP5_DATA COMP4_DATA
_SEL _SEL
R/W-0 R/W-0
5 4
COMP5_EN COMP4_EN
R/W-0 R/W-0
Type Reset
R/W 0
Digital Comparator 5 Upper Limit Interrupt Enable
0 = Interrupt generation disabled on result above upper limit (Default)
1 = Interrupt generation enabled on result above upper limit
R/W 0
Digital Comparator 5 Lower Limit Interrupt Enable
0 = Interrupt generation disabled on result below lower limit (Default)
1 = Interrupt generation enabled on result below lower limit
R/W 0
Digital Comparator 4 Upper Limit Interrupt Enable
0 = Interrupt generation disabled on result above upper limit (Default)
1 = Interrupt generation enabled on result above upper limit
R/W 0
Digital Comparator 4 Lower Limit Interrupt Enable
0 = Interrupt generation disabled on result below lower limit (Default)
1 = Interrupt generation enabled on result below lower limit
R/W 0
Digital Comparator 3 Upper Limit Interrupt Enable
0 = Interrupt generation disabled on result above upper limit (Default)
1 = Interrupt generation enabled on result above upper limit
R/W 0
Digital Comparator 3 Lower Limit Interrupt Enable
0 = Interrupt generation disabled on result below lower limit (Default)
1 = Interrupt generation enabled on result below lower limit
R/W 0
Digital Comparator 2 Upper Limit Interrupt Enable
0 = Interrupt generation disabled on result above upper limit (Default)
1 = Interrupt generation enabled on result above upper limit
R/W 0
Digital Comparator 2 Lower Limit Interrupt Enable
0 = Interrupt generation disabled on result below lower limit (Default)
1 = Interrupt generation enabled on result below lower limit
R/W 0
Digital Comparator 1 Upper Limit Interrupt Enable
0 = Interrupt generation disabled on result above upper limit (Default)
1 = Interrupt generation enabled on result above upper limit
R/W 0
Digital Comparator 1 Lower Limit Interrupt Enable
0 = Interrupt generation disabled on result below lower limit (Default)
1 = Interrupt generation enabled on result below lower limit
Copyright © 2016, Texas Instruments Incorporated
25
COMP4_UP_INT_EN
R/W-0
19 18
COMP1_UP COMP1_LO
_INT_EN _INT_EN
R/W-0 R/W-0
11 10
COMP3_DATA COMP2_DATA
_SEL _SEL
R/W-0 R/W-0
3 2
COMP3_EN COMP2_EN
R/W-0 R/W-0
Description
ADC Registers
24
COMP4_LO_INT_EN
R/W-0
17 16
COMP0_UP COMP0_LO
_INT_EN _INT_EN
R/W-0 R/W-0
9 8
COMP1_DATA COMP0_DATA
_SEL _SEL
R/W-0 R/W-0
1 0
COMP1_EN COMP0_EN
R/W-0 R/W-0
327
ADC12 Overview