Analog Control Register (Actrl) (For Test Use Only); Analog Control Register (Actrl); Analog Control Register (Actrl) Register Field Descriptions - Texas Instruments UCD3138 Technical Reference Manual

www.ti.com

3.7.10 Analog Control Register (ACTRL) (For Test Use Only)

Address 0x0008_0024 – Front End Control 2 Analog Control Register
Address 0x000B_0024 – Front End Control 1 Analog Control Register
Address 0x000E_0024 – Front End Control 0 Analog Control Register
15
7
Reserved
R-000
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 3-12. Analog Control Register (ACTRL) Register Field Descriptions
Bit Field
15-10 EADC_REF_TRIM R/W
9 EADC_REF
_RESET
8 EADC_REF_EN
7-5 Reserved
4 EADC_GAIN_CAL
3 EADC_OFFSET
_CAL
2 INT_REF_SEL
1 EXT_V_SE_SEL
0 ANALOG_ENA
SNIU028A – February 2016 – Revised April 2016
Submit Documentation Feedback
Figure 3-18. Analog Control Register (ACTRL)
EADC_REF_TRIM
R/W-000000
5 4
EADC_GAIN
_CAL
R/W-0
Type Reset
000000
EADC Reference Trim Value. Bits will be programmed during test and should not be
overwritten by firmware.
R/W 1
EADC Reference Reset
0 = Reference not in reset
1 = Resets Reference (Default)
R/W 0
EADC Reference Enable
0 = Disables EADC Reference (Default)
1 = Enables EADC Reference
R 000
R/W 0
EADC Gain Calibration Mode Enable
0 = Disables Gain Calibration Mode (Default)
1 = Enables Gain Calibration Mode
R/W 0
EADC Offset Calibration Mode Enable
0 = Disables Offset Calibration Mode (Default)
1 = Enables Offset Calibration Mode
R/W 1
EADC Reference Select
0 = Selects External Reference for EADC from AD8-AD9 pins. In external mode,
DAC_P tied to AD8 and DAC_N tied to AD9.
1 = Selects Internal Reference for EADC from DAC (Default)
R/W 0
EADC Select
0 = Selects Internal V_SE, output from EADC (Default)
1 = Selects External V_SE, bypass EADC
R/W 1
Analog Front End Enable
0 = Disables Analog Front End
1 = Enables Analog Front End (Default)
Copyright © 2016, Texas Instruments Incorporated
10
3 2
EADC_OFFSE INT_REF_SEL
T_CAL
R/W-0 R/W-1
Description
Front End Control Registers
9 8
EADC_REF EADC_REF
_RESET _EN
R/W-1 R/W-0
1 0
EXT_V_SE ANALOG_ENA
_SEL
R/W-0 R/W-1
135
Front End