Under development
This document is under development and its contents are subject to change.
M16C/6N5 Group
______
INT Interrupt
________
INTi interrupt (i = 0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the
IFSR1 register's IFSR1i bit.
________
INT4 share the interrupt vector and interrupt control register with SI/O3. To use the INT4 interrupt, set the
IFSR1 register's IFSR16 bit to "1" (INT4).
After modifying the IFSR16 bit, set the corresponding IR bit to "0" (interrupt not requested) before enabling
the interrupt.
Figure 1.10.11 shows the IFSR0 register and IFSR1 register.
Rev.1.00
2003.05.30
page 80
________
Interrupts
________