Renesas M16C/60 Series Hardware Manual page 205

Under development
This document is under development and its contents are subject to change.
M16C/6N5 Group
A-D control register 0 (Note)
b7 b6 b5 b4 b3 b2
1 0
Note: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.
A-D control register 1 (Note 1)
b7 b6 b5 b4 b3 b2
1 0
Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.
Note 2: AN to AN
00
ADGSEL1 to ADGSEL0 bits to select the desired pin.
Note 3: If the VCUT bit is reset from "0" (V
starting A-D conversion.
Figure 1.16.6 ADCON0 Register and ADCON1 Register in Single Sweep Mode
Rev.1.00 2003.05.30 page 191
b1 b0
Symbol
ADCON0
Bit symbol
CH0
CH1 Analog input pin select bit
CH2
MD0
A-D operation mode
select bit 0
MD1
Trigger select bit
TRG
A-D conversion start flag
ADST
Frequency select bit 0
CKS0
b1 b0
Symbol
ADCON1
Bit symbol
SCAN0
A-D sweep pin select bit
SCAN1
A-D operation mode
MD2
select bit 1
BITS
8/10-bit mode select bit
Frequency select bit 1
CKS1
V
VCUT
REF
OPA0
External op-amp
connection mode bit
OPA1
, and AN to AN can be used in same way as AN
07 20 27
unconnected) to "1" (V
REF
Address After reset
03D6 00000XXX
16
Bit name
Invalid in single sweep mode
b4 b3
1 0 : Single sweep mode
0 : Software trigger
1 : AD
0 : A-D conversion disabled
1 : A-D conversion started
See Note 2 for the ADCON2
register
Address After reset
03D7 00
16
Bit name
When single sweep mode is selected
b1 b0
0 0 : AN
0 1 : AN
1 0 : AN
1 1 : AN
Set to "0" when single sweep mode
is selected
0 : 8-bit mode
1 : 10-bit mode
See Note 2 for the ADCON2
register
connect bit (Note 3) 1 : V
REF
b7 b6
0 0 : ANEX0 and ANEX1 are not used
0 1 : Must not be set
1 0 : Must not be set
1 1 : External op-amp connection mode
to AN
0
connected), wait for 1 µs or more before
REF
A-D Converter
2
Function
trigger
TRG
16
Function
, AN (2 pins)
0 1
to AN (4 pins)
0 3
to AN (6 pins)
0 5
to AN (8 pins) (Note 2)
0 7
connected
. Use the ADCON2 register's
7
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW