Renesas M16C/60 Series Hardware Manual page 155

Under development
This document is under development and its contents are subject to change.
M16C/6N5 Group
UARTi special mode register 4 (i = 0 to 2)
b7 b6 b5 b4 b3 b2 b1 b0
Note: Set to "0" when each condition is generated.
Figure 1.15.8 U0SMR4 to U2SMR4 Registers
Rev.1.00 2003.05.30 page 141
Symbol
U0SMR4 to U2SMR4 01EC
Bit
Bit name
symbol
Start condition
STAREQ
generate bit (Note)
Restart condition
RSTAREQ
generate bit (Note)
Stop condition
STPREQ
generate bit (Note)
SCL,SDA output
STSPSEL
select bit
ACK data bit
ACKD
ACK data output
ACKC
enable bit
SCL output stop
SCLHI
enable bit
SWC9 SCL wait bit 3
Address After reset
, 01F0 , 01F4 00
16 16 16 16
Function
0 : Clear
1 : Start
0 : Clear
1 : Start
0 : Clear
1 : Start
0 : Start and stop conditions not output
1 : Start and stop conditions output
0 : ACK
1 : NACK
0 : Serial I/O data output
1 : ACK data output
0 : Disabled
1 : Enabled
0 : SCL "L" hold disabled
1 : SCL "L" hold enabled
Serial I/O
RW
RW
RW
RW
RW
RW
RW
RW
RW