Renesas M16C/60 Series Hardware Manual page 63

Under development
This document is under development and its contents are subject to change.
M16C/6N5 Group
PLL control register 0 (Note 1)
b7 b6 b5 b4 b3 b2
0 0 1
Note 1: Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable).
Note 2: These three bits can only be modified when the PLC07 bit = 0 (PLL turned off). The value once written to
this bit cannot be modified.
Note 3: Before setting this bit to "1", set the CM07 bit to "0" (main clock), set the CM17 to CM16 bits to "00
(main clock undivided mode), and set the CM06 bit to "0" (CM16 and CM17 bits enable).
Figure 1.8.8 PLC0 Register
Rev.1.00 2003.05.30 page 49
b1 b0
Symbol
PLC0
Bit symbol Bit name
PLC00
PLL multiplying factor
PLC01
select bit
PLC02
- Nothing is assigned. When write, set to "0".
(b3)
When read, its content is indeterminate.
-
Reserved bit
(b4)
-
Reserved bit
(b6-b5)
Operation enable bit
PLC07
Address After reset
001C 0001X010
16
b2 b1 b0
0 0 0 : Must not be set
0 0 1 : Multiply by 2
0 1 0 : Multiply by 4
0 1 1 : Multiply by 6
(Note 2)
1 0 0 : Multiply by 8
1 0 1 :
1 1 0 :
Must not be set
1 1 1 :
Set to "1"
Set to "0"
0 : PLL Off
(Note 3) 1 : PLL On
Clock Generation Circuit
2
Function
RW
RW
RW
RW
-
RW
RW
RW
2
"