Renesas M16C/60 Series Hardware Manual page 127

Under development
This document is under development and its contents are subject to change.
M16C/6N5 Group
Count source
Input signal to
TA pin
iIN
PWM pulse output
from TA
iOUT
IR bit of TAiIC
register
i = 0 to 4
f : Frequency of count source (f
j
Note 1: n = 0000
Note 2: This timing diagram is the following case.
Figure 1.13.13 Example of 16-bit Pulse Width Modulator Operation
Count source (Note1)
Input signal to
TA pin
iIN
Underflow signal of
8-bit prescaler (Note2)
PWM pulse output
from TA pin
iOUT
IR bit of TAiIC
register
i = 0 to 4
f : Frequency of count source (f
j
Note 1: The 8-bit prescaler counts the count source.
Note 2: The 8-bit pulse width modulator counts the 8-bit prescaler's underflow signal.
Note 3: m = 00
Note 4: This timing diagram is the following case.
TAi register = 0202
The TAiTGH and TAiTGL bits of ONSF or TRGSR register = 00
The MR1 bit of TAiMR register = 0 (falling edge)
The MR2 bit of TAiMR register = 1 (trigger selected by TAiTGH and TAiTGL bits)
Figure 1.13.14 Example of 8-bit Pulse Width Modulator Operation
Rev.1.00 2003.05.30 page 113
"H"
"L"
"H"
pin
"L"
"1"
"0"
Set to "0" upon accepting an interrupt request or by writing in program
, f , f , f , f
1 2 8 32 C32
to FFFE .
16 16
TAi register = 0003
16
The TAiTGH and TAiTGL bits of ONSF or TRGSR register = 00
The MR1 bit of TAiMR register = 1 (rising edge)
The MR2 bit of TAiMR register = 1 (trigger selected by TAiTGH and TAiTGL bits)
"H"
"L"
"H"
"L"
"H"
"L"
"1"
"0"
Set to "0" upon accepting an interrupt request or by writing in program
, f , f , f , f )
1 2 8 32 C32
to FF ; n = 00 to FE .
16 16 16 16
16
16
✕
1 / f (2 — 1)
i
Trigger is not generated by this signal
✕
1 / f n
j
)
(TAi
IN
2
✕ (m + 1) ✕ (2 — 1) 8
1 / f
j
✕ (m + 1)
1 / f
j
✕ (m + 1) ✕ n
1 / f
j
(TAi pin input)
IN
2
pin input)
Timer A