Timer B - Renesas M16C/60 Series Hardware Manual

Under development
This document is under development and its contents are subject to change.
M16C/6N5 Group

1.7.2 Timer B

1.7.2.1 Timer B (Timer Mode)
1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the
TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR
register to "1" (count starts).
Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops)
regardless whether after reset or not.
The TB0S to TB2S bits are the bits 5 to 7 of the TABSR register, the TB3S to TB5S bits are the bits
5 to 7 of the TBSR register.
2. A value of a counter, while counting, can be read in the TBi register at any time. "FFFF
while reloading. Setting value is read between setting values in TBi register at count stop and
starting a counter.
1.7.2.2 Timer B (Event Counter Mode)
1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the
TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR
register to "1" (count starts).
Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops)
regardless whether after reset or not.
The TB0S to TB2S bits are the bits 5 to 7 of the TABSR register, the TB3S to TB5S bits are the bits
5 to 7 of the TBSR register.
2. A value of a counter, while counting, can be read in the TBi register at any time. "FFFF
while reloading. Setting value is read between setting values in TBi register at count stop and
starting a counter.
Rev.1.00 2003.05.30 page 12
1.7 Precautions for Timers
" is read
16
" is read
16