Can Interrupts - Renesas M16C/60 Series Hardware Manual

Under development
This document is under development and its contents are subject to change.
M16C/6N5 Group

CAN Interrupts

The CAN module provides the following CAN interrupts.
• CAN0 Successful Reception Interrupt
• CAN0 Successful Transmission Interrupt
• CAN0 Error Interrupt
Error Passive State
Error BusOff State
Bus Error (this feature can be disabled separately)
• CAN0 Wake Up Interrupt
When the CPU detects a successful reception/transmission interrupt request, the MBOX bit in the C0STR
register must be read to determine which slot has generated the interrupt request.
Rev.1.00 2003.05.30 page 227
CAN Module