Renesas M16C/60 Series Hardware Manual page 126

Under development
This document is under development and its contents are subject to change.
M16C/6N5 Group
Timer Ai mode register (i = 0 to 4)
b7 b6 b5 b4 b3 b2
1
Note 1: Effective when the TAiTGH and TAiTGL bits of ONSF or TRGSR register are "00
Note 2: The port direction bit for the TAi
Figure 1.13.12 TAiMR Register in PWM Mode
Rev.1.00 2003.05.30 page 112
b1 b0
Symbol
1 1
TA0MR to TA4MR
Bit symbol
TMOD0
Operation mode
select bit
TMOD1
MR0 Set to "1" in PWM mode
External trigger select
MR1
bit
MR2 Trigger select bit
16/8-bit PWM mode
MR3
select bit
TCK0
Count source select bit
TCK1
pin must be set to "0" (input mode).
IN
Address After reset
0396 to 039A
16 16
Bit name
b1 b0
1 1 : PWM mode
0: Falling edge of input signal to TAi
1: Rising edge of input signal to TAi
(Note 1)
0 : Write "1" to TAiS bit in the TABSR register
1 : Selected by TAiTGH to TAiTGL bits
0: Functions as a 16-bit pulse width modulator
1: Functions as an 8-bit pulse width modulator
b7 b6
0 0 : f or f
1 2
0 1 : f
8
1 0 : f
32
1 1 : f
C32
00
16
Function
pin (Note 2)
IN
pin (Note 2)
IN
" (TAi pin input).
2 IN
Timer A
RW
RW
RW
RW
RW
RW
RW
RW
RW