Renesas M16C/60 Series Hardware Manual page 67

Under development
This document is under development and its contents are subject to change.
M16C/6N5 Group
Figure 1.8.11 Procedure to Use PLL Clock as CPU Clock Source
Rev.1.00 2003.05.30 page 53
Using the PLL clock as the clock source for the CPU
Set the CM07 bit to "0" (main clock), the CM17 to CM16
bits to "00 " (main clock undivided), and the CM06 bit to "0"
2
(CM16 and CM17 bits enabled). (Note)
Set the PLC02 to PLC00 bits (multiplying factor).
(To select a 16 MHz or higher PLL clock)
Set the PM20 bit to "0" (2-wait state).
Set the PLC07 bit to "1" (PLL operation).
Wait until the PLL clock becomes stable (t
Set the CM11 bit to "1" (PLL clock for the CPU clock source).
Note: PLL operation mode can be entered from high-speed mode.
(PLL)).
su
END
Clock Generation Circuit