Renesas M16C/60 Series Hardware Manual page 95

Hide thumbs Also See for M16C/60 Series:
Table of Contents

Advertisement

Under development
This document is under development and its contents are subject to change.
M16C/6N5 Group
Interrupt request cause select register 0
b7
b6
b5
b4
b3
b2
0
Note 1: Timer B3 and UART0 bus collision detection share the vector and interrupt control register.
When using the timer B3 interrupt, set the IFSR06 bit in the IFSR0 register to "0" (timer B3).
When using UART0 bus collision detection, set the IFSR06 bit to "1" (UART0 bus collision detection).
Note 2: Timer B4 and UART1 bus collision detection share the vector and interrupt control register.
When using the timer B4 interrupt, set the IFSR07 bit in the IFSR0 register to "0" (timer B4).
When using UART1 bus collision detection, set the IFSR07 bit to "1" (UART1 bus collision detection).
Interrupt request cause select register 1
b7
b6
b5
b4
b3
b2
1
Note 1: When setting this bit to "1" (both edges), make sure the INT0IC to INT5IC register's POL bit is set
to "0" (falling edge).
Note 2: During memory expansion and microprocessor modes, set this bit to "0" (SI/O3).
Note 3: When setting this bit to "0" (SI/O3), make sure the IFSR0 register's IFSR00bit is set to "1" (SI/O3).
And, make sure the C1TRMIC register's POL bit is set to "0" (falling edge).
Figure 1.10.11 IFSR0 Register and IFSR1 Register
Rev.1.00
2003.05.30
page 81
b1
b0
1
Symbol
IFSR0
Bit symbol
IFSR00
Interrupt request cause select bit
IFSR01
Interrupt request cause select bit
IFSR02
Interrupt request cause select bit
-
Nothing is assigned. When write, set to "0".
(b5-b3)
When read, their contents are indeterminate.
Interrupt request cause select bit
IFSR06
Interrupt request cause select bit
IFSR07
b1
b0
Symbol
IFSR1
Bit symbol
INT0 interrupt polarity
IFSR10
switching bit
INT1 interrupt polarity
IFSR11
switching bit
INT2 interrupt polarity
IFSR12
switching bit
INT3 interrupt polarity
IFSR13
switching bit
INT4 interrupt polarity
IFSR14
switching bit
INT5 interrupt polarity
IFSR15
switching bit
Interrupt request cause select bit
IFSR16
IFSR17
Interrupt request cause select bit
Address
After reset
01DE
00XXX000
16
Bit name
0 : Inhibited
1 : SI/O3
0 : A-D conversion
1 : Key input
0 : CAN0 wake-up error
1 : Inhibited
0 : Timer B3
(Note 1)
1 : UART0 bus collision detection
0 : Timer B4
(Note 2)
1 : UART1 bus collision detection
Address
After reset
01DF
00
16
Bit name
0 : One edge
1 : Both edges (Note 1)
0 : One edge
1 : Both edges (Note 1)
0 : One edge
1 : Both edges (Note 1)
0 : One edge
1 : Both edges (Note 1)
0 : One edge
1 : Both edges (Note 1)
0 : One edge
1 : Both edges (Note 1)
0 : SI/O3
1 : INT4
(Note 2)
0 : Inhibited
1 : INT5
Interrupts
2
Function
RW
RW
RW
RW
-
RW
RW
16
RW
Function
RW
RW
RW
RW
RW
RW
(Note 3)
RW
RW

Advertisement

Table of Contents
loading

This manual is also suitable for:

M16c/6n5

Table of Contents