Power Control; Normal Operation Mode - Renesas M16C/60 Series Hardware Manual

Under development
This document is under development and its contents are subject to change.
M16C/6N5 Group

Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes
are referred to as normal operation mode here.

(1) Normal Operation Mode

Normal operation mode is further classified into seven sub modes.
In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the
CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock
frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU
clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are
turned off, the power consumption is further reduced.
Before the clock sources for the CPU clock can be switched over, the new clock source to which switched
must be oscillating stably. If the new clock source is the main clock, sub clock or PLL clock, allow a
sufficient wait time in a program until it becomes oscillating stably.
Note that operation modes cannot be changed directly from low speed or low power dissipation mode to
ring oscillator or ring oscillator low power dissipation mode. Nor can operation modes be changed directly
from ring oscillator or ring oscillator low power dissipation mode to low speed or low power dissipation
mode. Where the CPU clock source is changed from the ring oscillator to the main clock, change the
operation mode to the medium-speed mode (divide-by-8 mode) after the clock was divided by 8 (the
CM06 bit of CM0 register was set to "1") in the ring oscillator mode.
• High-speed Mode
The main clock divided by 1 provides the CPU clock. If the sub clock is activated, f
the count source for timers A and B.
• PLL Operation Mode
The main clock multiplied by 2, 4, 6 or 8 provides the PLL clock, and this PLL clock serves as the CPU
clock. If the sub clock is activated, f
operation mode can be entered from high speed mode. If PLL operation mode is to be changed to wait
or stop mode, first go to high speed mode before changing.
• Medium-speed Mode
The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is activated, f
used as the count source for timers A and B.
• Low-speed Mode
The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral
function clock when the CM21 bit is set to "0" (ring oscillator turned off), and the ring oscillator clock is
used when the CM21 bit is set to "1" (ring oscillator oscillating).
The f clock can be used as the count source for timers A and B.
C32
• Low Power Dissipation Mode
In this mode, the main clock is turned off after being placed in low speed mode. The sub clock
provides the CPU clock. The f
Simultaneously when this mode is selected, the CM06 bit of CM0 register becomes "1" (divide-by-8
mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium
speed (divide-by-8) mode is to be selected when the main clock is operated next.
Rev.1.00 2003.05.30 page 55
can be used as the count source for timers A and B. PLL
C32
clock can be used as the count source for timers A and B.
C32
Clock Generation Circuit
can be used as
C32
can be
C32